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Abstract
While the Internet is spreading far and wide, the data centers located at the heart
of maintaining uninterrupted access to this service continue to grow rapidly. The
energy efficiency of data centers has become crucial in our energy limited world and
therefore both power distribution and conversion methods for future data centers
need to be reconsidered. In this thesis, alternative methods to achieve more power
efficient DC power distribution and voltage regulation for future data centers are
investigated.
The conventional way of delivering DC power to a server rack in data centers
generally contains a central converter that regulates a DC bus, which is typically
at 380V rectified grid voltage. This 380V bus voltage is in turn fed to each server
rack and one DC-DC converter per server then converts the DC bus voltage to a
lower voltage, which is typically 12V. Since each DC-DC converter has to perform
a large voltage step down, relatively high power losses are common.
In order to avoid large voltage step down and the corresponding power losses of
each server’s DC-DC converter, the concept of electrical series stacking of servers
in a rack is proposed in this work. The concept of series stacking and active
load balancing using differential power processing (DPP) ensures that only the
power difference between servers needs to be processed. Therefore the amount
of processed power, as well as the power lost during the conversion, is reduced
in comparison to the conventional system, where each server’s DC-DC converter
has to process all the power needed by the server. This results in a significant
reduction in power conversion losses.
The concept of series stacking and active voltage balancing by DPP is experi-
mental validated. A DC power distribution system for a four-server rack is created.
A control algorithm is developed for server to virtual bus differential power process-
ing and the proposed solution is also supported with experimental results. This
thesis presents an experimental demonstration of a series stacked server power
delivery architecture with active voltage balancing for future data centers.
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Chapter 1
INTRODUCTION
1.1 Introduction
From being major communication line to providing instant access to knowl-
edge, as the Internet is increasingly involved in people’s lives, delays in this
service will soon have a similar effect to temporary memory loss. Data centers
are the key facilities to keep the Internet functioning by hosting the infor-
mation technology (IT) equipment and all other auxiliary components. The
energy efficiency of data centers has been a disregarded field by many data
center owners even though they run 24/7 and form a base load for the utility.
The work presented in this thesis aims to improve the energy efficiency of
data centers by proposing a system level solution, rather than focusing on
efficiency improvement of each power element in the system.
The most power hungry IT equipment in data centers are the servers,
which manage the information flow by responding to requests throughout a
computer network. Servers are basically computational loads that require a
regulated DC voltage, so power conversion circuitry is needed to provide en-
ergy from utility to the servers. Since no power conversion can be performed
with 100% efficiency, large power conversion losses are inevitable when the
number of servers running to keep the Internet functioning is considered.
The motivation of this research is to investigate DC power distribution ar-
chitectures in today’s data centers and examine their drawbacks to design
more energy efficient data centers for the future.
Conventional DC power conversion and distribution in data centers is reli-
able for server operation conditions; however, it introduces large power losses
throughout the system. The technique shown here, called series-stacking
and differential power processing, reduces the energy conversion losses signif-
icantly by avoiding energy conversion wherever possible.
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1.2 Organization of the Thesis
This thesis is organized as follows.
Chapter 2 gives background information about data center DC power dis-
tribution architecture and talks about power consumption characteristics of
servers over an example state-of-the-art server. The motivation of this re-
search is also presented in this chapter.
Chapter 3 provides background information about the series stacking and
the differential power processing concept. Several differential power process-
ing architectures are compared and the reasoning behind preferred architec-
ture is explained in this chapter.
In Chapter 4, a system level control idea is proposed for a series stacked
server system. The simulation results that verify the proposed idea are given
in this chapter.
For experimental validation of the proposed control, the required hard-
ware is explained in Chapter 5. Preferred control topology is explained and
converter design steps are briefly mentioned.
Chapter 6 describes the experimental setup and provides experimental
results of the proposed solution.
Chapter 7 concludes the thesis and suggests future work.
2
Chapter 2
BACKGROUND INFORMATION ABOUT
DATA CENTERS
This section provides background information about data centers from a
power and energy usage perspective and summarizes common power delivery
architectures in data centers. The motivation of this research is given at the
end of the chapter as well.
2.1 Data Center Energy Efficiency
A recent survey reported that a main concern of Internet operators is provid-
ing power and associated financial sources to their data centers [3]. With the
rapid increase in both number and size of data centers, the energy efficiency
of data centers has become an important challenge for power engineers [4], [5].
A fact sheet by U.S. Department of Energy stated that the data centers in
the US had an energy consumption of 61 billion kWh in 2006, which cor-
responded to 1.5% of the total electricity consumed nationwide in the same
year [6]. A more recent report showed that all the data centers worldwide
consumed between 1.1% and 1.5% of the total electricity consumed in the
world in 2010, while the ratio for the US was between 1.7% and 2.2% [7]. All
these reports and the exponential growth of the Internet indicate that the
data centers are going to be significant energy consumers in the future and
therefore their energy efficiency needs to be considered.
Power usage effectiveness (PUE) is an important and widely used metric
for data center energy efficiency. It is defined as the total power delivered to
the data center divided by the total power used by the IT equipment in the
data center [8]. For example, 2.0 PUE ratio means that half of the power that
enters a data center is consumed in cooling systems and wasted in power dis-
tribution and conversion systems in the data center. The reciprocal of PUE
is defined as data center infrastructure efficiency (DCiE) [9]. However, there
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is some confusion in the definition of both PUE and DCiE since these ratios
depend on the definition of IT equipment. Some data centers report low
PUE’s by ignoring the conversion losses which occur at the IT equipment’s
power supply. Note that when the conversion losses in the IT equipment’s
power supply are not included in PUE calculation, the power losses at the
system level are underestimated. In 2013, the average PUE in selected data
centers was reported as 1.65 [3]. Both PUE and DCiE provide a commonly
used metric to compare the energy effectiveness of data centers.
Due to the high energy consumption in data centers, power management in
software for load balancing and energy usage optimization are well studied
topics in the recent literature. In [10], a traffic flow scheduling approach
is designed for an energy consumption optimization for data centers that
have cloud computing systems. Another scheduling work is proposed to
minimize the amount of workload and avoid hot spots in data center networks
by optimizing the job consolidation and traffic distribution [11]. In [12],
series connected web servers’ input voltages are regulated by only scheduling
incoming network load in software.
2.2 A DC Power Distribution Architecture in Data
Centers
Figure 2.1: A typical of DC power distribution map in data centers.
In data centers, the utility power has to go through several power con-
version and storage elements before it reaches the servers. An example of
a DC power distribution map in data centers is given in Figure 2.1. This
map is commonly preferred in data centers because it improves the efficiency
of power conversion in comparison to AC power distribution in the data
centers [13].
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As shown in Figure 2.1, typical DC power delivery architectures in data
centers employ a feeder transformer, rectifier, and UPS units before a central
converter regulates a DC bus, which is typically at 380 V, rectified grid
voltage. In this configuration, the 380 V bus voltage is fed to each server
rack and one DC-DC converter is installed on each server to process all
the corresponding server power and convert the DC bus voltage to a lower
voltage for servers, which typically work at 12 V [1]. This architecture is well
accepted by today’s data centers. However, it has several drawbacks such as
low system level efficiency and high converter volume, because each server’s
DC-DC converter has to perform a large voltage step down and process the
full server power. Even though new topologies are being offered to perform
high voltage step down with low voltage stress on the switches and high
efficiency for DC loads [14], since each converter has to process the full server
power during server operation, relatively high power losses occur throughout
the system. In addition, the converter components are exposed to voltage
and current stress since the converter has to run the entire time when the
server is working. This degrades the efficiency of the circuit and increases
the possibility of a power conversion failure when the lifetime of the data
center is considered. Alternatively, conversion efficiency can be improved
by increasing the power electronics cost and/or volume. However, power
electronics are already expensive and space consuming elements in modern
servers. Therefore it is further desired to pursue alternative architectures
that offer high efficiency and small overall volume.
As shown in Figure 2.1, DC power distribution architecture in data centers
employs a step down DC-DC converter that converts the bus voltage to the
server input voltage. In this research, we aim to increase the system level
efficiency of the DC power distribution architecture given in Figure 2.1 with
minimum modification in the server rack power delivery stage. Therefore, in
this thesis, it is further assumed that there exists a central converter that
regulates a DC bus for a server rack and the conventional DC power delivery
architecture is referred as the one in Figure 2.2.
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Figure 2.2: Conventional DC power delivery stage for server racks.
2.3 Server Power Consumption Characteristics
As stated in Chapter 1, servers are the core elements in data centers that
maintain uninterrupted Internet service. Figure 2.3 shows an example of a
state-of-the-art server board: Intel S2600GZ, and Table 2.1 summarizes its
power and voltage requirements [1].
Table 2.1 represents the general case where 12 V with ±5% is a widely
accepted input voltage band for servers. Power and current requirements of
servers vary depending on their size and load capability.
Server boards employ power management chips and/or voltage regulators
in order to distribute power to the several units such as CPU, memory and
cache. Therefore, from a circuits point of view, servers are seen as constant
power consumers for given loads. In this work, servers are considered as
Table 2.1: Intel Server Board S2600GZ Power Specifications
Parameter Minimum Nominal Maximum Peak
Voltage 11.40 V 12.00 V 12.60 V n/a
Current 0 A n/a 62 A 70 A
Power 0 W 780 W n/a 840 W
6
Figure 2.3: Intel server board S2600GZ [1].
ideal current sinks because the voltage variation on the current source is
being regulated within a small band such that the current variation for given
server loads can be assumed to be equivalent to the power variation.
Figure 2.4 shows a controlled current source in parallel with a capacitor,
which is used in this thesis to model the terminal behavior of servers.
Figure 2.4: Circuit model of server.
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2.4 Motivation
The conversion losses due to the large step down cause low system efficiency,
as well as low PUE, when the number of servers in a data center is considered.
One way of increasing the PUE of data centers, as far as power engineers
are concerned, is to decrease the amount of power lost during the power
distribution and conversion process.
Large voltage conversion ratios are commonly encountered in DC systems,
such as photovoltaic sources and integrated circuits loads, where the desired
operation voltage of the element is far below conventional (or available) DC
bus voltage. By serially connecting these elements (sources or loads), the
high conversion ratio can be avoided [15]. However, fine voltage regulation
at the intermediate node of each element is compromised.
In recent literature, several research groups investigated applications of
series stacking to various fields. For instance, series stacking and differen-
tial power processing (DPP) is both theoretically and experimentally proven
to be capable of performing maximum power point tracking algorithms as
well as solving the voltage regulation problem in sub-module photovoltaic
sources [16],[17],[18],[19]. In another application area, series stacking of two
voltage regulators has been thought to provide power to low voltage biomed-
ical implants in an efficient manner [20], [21]. Moreover, in order to deliver
power to CMOS circuits, series stacking the circuitry and performing active
voltage regulation with linear regulators to individual loads have been pro-
posed [22], [23]. In such designs, the power delivery stage can also be imple-
mented on chip, together with the series connected logic loads [22], [23], [24].
Multi-level converter topologies are also investigated for power delivery of
vertically stacked cores [25]. However, in all the above mentioned works, the
series connected loads were limited either in low power applications or in
stacking of only a few elements. Series stacking of more than two elements
and in higher power levels has been well studied in photovoltaics applications;
however, due importance has not been given to the servers in data centers
unfortunately. Considering the PV energy provides less than 0.3% of the US
electric energy [26], while around 2% of US electric energy is consumed by
the data centers [7], application of series stacking and DPP in data centers
seems more than appealing.
Even though series stacking of loads or regulators to overcome high conver-
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sion ratio is applied to many applications such as photovoltaics, IC loads and
biomedical implants as explained above, to date a full system-level demon-
stration of series stacking and active voltage balancing for the server racks
in data centers has not been achieved. The motivation of this research is to
expand the differential power processing to the serially connected servers in
a rack, in order to improve power conversion efficiency of data centers in a
highly efficient, compact and feasible way.
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Chapter 3
SERIES STACKING AND DIFFERENTIAL
POWER PROCESSING
This chapter explains the series stacking and differential power processing
idea for server racks. Different ways of DPP are briefly introduced and their
advantages and disadvantages are mentioned. The motivation behind choos-
ing server to virtual bus architecture differential power processing for server
racks is explained here as well.
3.1 Series Stacking and Differential Power Processing
for Server Racks
In order to avoid the large voltage step down and the corresponding power
losses of each server’s DC-DC converter, the concept of series stacking of
servers in a rack and differential power processing (DPP) to actively regu-
late the server voltages have been proposed in the recent literature [12],[27].
In [27] series stacking and DPP is explained in a systematic way for DC
systems. Without employing any additional power conversion circuit, the
management of the web traffic in software for a series connected server rack
is shown to provide secure operation for all servers in the rack [12].
Figure 3.1 is used to illustrate the concept of series stacking and DPP.
In series stacking, as shown in Figure 3.1(a) all servers in a rack are con-
nected in series, rather than in parallel as in the conventional systems. In-
stead of employing a separate DC-DC converter for each server to convert
the bus voltage (VBus) to a desired server input voltage (VS) as in the con-
ventional systems as shown in Figure 2.2, n servers are connected in series
to obtain the bus voltage, where n = VBus/VServer. By KVL the sum of all
server voltages is fixed to the bus voltage, so the need for high voltage step
down is avoided. However, by KCL series connected servers need to con-
duct the same amount of current (IBus). This leads to a variation of server
10
(a) Series Stacking (b) DPP
Figure 3.1: Series stacking and DPP concept.
voltages even if there is only a small mismatch of work load (equivalently
power consumption) between servers: since the servers need to conduct the
same amount of current, their input voltages have to vary to satisfy the load
power. Note that in Figure 3.1(a), there is no converter at the inputs of
servers to regulate the individual server voltage, so the input voltage varia-
tion of servers may exceed allowable voltage band. This may cause failure
in individual server operation. In such a case, a rack level failure in server
operation is inevitable due to the power delivery nature of series stack. Any
failure in any of the servers in the stack results in a break on the current flow
path for all of the servers in the rack, which means all the servers in the rack
are out of power.
Maintaining operation for all servers in the series stack can be guaran-
teed by introducing bidirectional differential power converters to the internal
nodes, as illustrated in Figure 3.1(b). Here, differential power converters are
employed to maintain the allowed voltage band for the servers by injecting
or rejecting the difference in current between server current and bus current.
Providing instantaneous mismatch current between servers with differential
converters can ensure that all servers in the rack operate in an allowed input
voltage band, which means that rack level failure due to load mismatch can
be avoided.
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Advantages of the configuration in Figure 3.1(b) can be summarized as
follows: since the series connected servers’ input voltages are used to build
up to the bus voltage, the need for the large voltage step down is eliminated.
Moreover, in series connection, the bulk power to the servers is delivered by
the DC bus current that passes through all the servers in the series stack.
Through series stacking and DPP, only the difference power between servers
needs to be processed. Therefore the amount of processed power, as well
as the power lost during the power conversion can be reduced compared to
conventional systems, where each server’s DC-DC converter has to process
all the power needed by the server. This results in a significant reduction in
power conversion losses and smaller power converters, as well as increased
converter reliability.
The series stacking and DPP idea is well applicable to the data centers
that report low PUE by excluding the conversion losses in PUE calculation,
since this technique significantly reduces the conversion losses.
3.2 Differential Power Processing Techniques
There are several techniques to do differential power processing for server
racks [27]. In all techniques, all servers in the rack are connected in series
and the bus current that provides the bulk power goes through the servers.
Then, differential power converters are connected to the intermediate nodes
to create alternative current flow paths to inject or reject the mismatch cur-
rent, so that fine voltage regulation can be performed.
3.2.1 Server to server and server to bus DPP
Two of the main DPP techniques, namely Server to Server and Server to
Bus, are compared for server rack operation in this section. Block diagram
representations of these architecutes are depicted in Figure 3.2.
Figure 3.2(a) shows the server to server DPP architecture. Here, alterna-
tive current flow paths are created between neighbor servers. In the server
to bus DPP architecture, shown in Figure 3.2(b), however, an alternative
current flow path for each server is created between server and the DC bus.
In server to server DPP architecture, since the ground of the differential
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(a) Server to Server (b) Server to Bus
Figure 3.2: Differential power processing techniques.
power converter can be connected to the node that is between two neighbor
servers, no isolation is needed in differential power converters. In addition,
the input and the output of the differential power converter is rated to the
same voltage. On the other hand, in server to bus DPP architecture, since
there is no common ground between each of the servers in the stack and the
DC bus, differential power converters needs to be isolated. Moreover, the
secondary side (the DC bus side) of the differential power converters need
to be rated to the DC bus voltage, while the primary side needs to be rated
to server voltage. Also, in order to have isolation in server to bus DPP
architecture, a transformer needs to be employed in the differential power
converter.
In terms of total processed power, the server to bus DPP architecture
overcomes the server to server DPP architecture because the operation of
each differential converter in server to bus DPP architecture is decoupled. In
server to server DPP architecture, when there is a mismatch in one of the
servers in the stack, all differential power converters may need to work to
deliver the required difference current to the corresponding server. In server
to server DPP architecture, this is the only way to provide the mismatch
current to the corresponding server in the stack. In server to bus DPP ar-
chitecture, however, only the differential power converter that corresponds
to the server in which there is a power mismatch needs to operate to provide
the mismatch current. This is due to the nature of the server to bus archi-
tecture, where there exists an independent current flow path between each
of the servers and the DC bus. Moreover, for this reason, in server to bus
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DPP architecture power mismatch order of the series stack does not affect
the amount of the processed differential power. On the other hand, in server
to server DPP architecture, the amount of total differential power processed
is heavily dependent on the power mismatch order in the stack.
To summarize, in terms of circuit complexity, cost and efficiency, server to
server DPP architecture has advantages over server to bus DPP architecture.
In addition, since lower voltage switches can be employed in server to server
differential power converters, switching frequency as well as control band-
width can be increased, which leads to smaller circuit size and better voltage
regulation. On the other hand, because of the systematical advantage of
server to bus DPP architecture, control of each differential power converter
is decoupled and the total amount of differential power to be processed to
overcome a given mismatch is both independent of the mismatch order in the
series stack and considerably less than the case in server to server DPP ar-
chitecture. In addition, real life server operation requirements such as faults,
shut downs and hot swapping, are easier to handle in server to bus DPP ar-
chitecture because of the decoupled control of differential power converters.
The above mentioned advantages and disadvantages of both architectures for
a series stacked server rack system are summarized in Table 3.1.
Table 3.1: Comparison Table for Server to Server and Server to Bus DPP
Server to Server DPP Server to Bus DPP
No Transformer Transformer needed
Low voltage switches High voltage switches
Process more power Process less power
Converter control is coupled Converter control is decoupled
Mismatch order effect Mismatch order has no effect
Difficult fault & hot swapping Easier fault & hot swapping
Some of the disadvantages of server to bus DPP architecture can be com-
pensated by creating a virtual bus at the secondary side of differential con-
verters, which is explained in Section 3.2.2.
3.2.2 Server to virtual bus DPP
As summarized above, the systematic advantages of server to bus DPP archi-
tecture over the server to server DPP architecture make it preferable; how-
14
ever, the transformer and high voltage switch requirement at the secondary
side increases the circuit complexity, size and inefficiency.
The need for high voltage switches at the secondary side of the transformers
in the server to bus DPP architecture can be eliminated by slightly modifying
the server to bus DPP architecture. For a given server rack, the secondary
side of the differential power converters can be connected to a virtual bus,
instead of the DC bus.
The virtual bus is a capacitor bank that is isolated from the DC bus and
connected in parallel with the secondary sides of the all differential power
converters. This architecture is referred as Server to Virtual Bus DPP and
its block diagram is depicted in Figure 3.3.
Figure 3.3: Server to virtual bus DPP architecture.
In this architecture, the bulk power that is consumed by the servers is still
provided by the DC bus, passing through the series connection in the stack.
Also, each server in the stack has an isolated differential converter as in the
server to bus DPP architecture. However, the secondary sides of the differ-
ential power converters are connected in parallel with a capacitor bank (the
virtual bus) that acts as an energy reservoir to compensate for instantaneous
power mismatch. By doing so, the virtual bus creates an environment for
any differential power converter in the series stack to exchange power with
the others by injecting current to or rejecting current from the virtual bus.
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In comparison to the server to server DPP architecture, since there is no
common ground between the servers in the series stack and the virtual bus,
the differential converters still need to be isolated; however, the virtual bus
voltage can be selected the same as the ideal server voltage. This enables
having a symmetric bidirectional isolated converter with the same high fre-
quency low voltage switches in both the primary and secondary side of the
differential power processors, decreasing both the circuit size and complexity.
In addition, the power mismatch order of the series stack still has no effect on
the total amount of processed power as long as the virtual bus voltage is reg-
ulated within a safe limit. This slightly increases the total processed power
and control complexity with respect to the server to bus DPP architecture;
however, they can be handled with clever control algorithms.
Although server to server and server to bus are two main techniques to
do differential power processing [27], in this research, the server to virtual
bus architecture, depicted in Figure 3.3, is selected for series stacked server
racks.
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Chapter 4
RACK LEVEL POWER CONTROL FOR
SERIES CONNECTED SERVERS
As stated in Chapter 3, the idea of series stacking and differential power
processing is to reduce power conversion losses by processing only the power
mismatch. Among the differential power processing techniques, the most
basic trade-off is between the circuit complexity and the total amount of
processed power. Server to virtual bus DPP architecture is chosen to be the
DPP technique in this project and this section explains the control idea that
is developed for series-stacked server power delivery.
4.1 Light Load Operation
In Section 2.1, load scheduling algorithms for data centers are mentioned.
These algorithms cleverly distribute the web traffic in the data center seeking
to optimize the energy consumption of the data center. Therefore, in this
work, it is also assumed that web traffic that is distributed to a server rack
is regulated and all the servers in a rack are receiving approximately same
amount of web traffic. This results in the servers in the rack consuming
approximately the same power.
In any DPP topology mentioned in Chapter 3, the differential power con-
verters are only used to process the instantaneous mismatch power between
series connected servers. When scheduling algorithms are running for a given
series connected servers in a rack, the mismatch power between the servers
as well as the processed power is far less than the rated server power. On the
other hand, to be able to maintain conventional server operation capabilities
such as hot swapping, it is beneficial if the differential power converters are
rated at full server power. As a result, the differential power converters must
be capable of working at light load with high efficiency while being rated for
full server power.
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There exist well known control techniques to increase light load efficiency
and also maintain it for the operation range of the converter. In [28] hysteresis
control is proposed to improve light load efficiency of a 580 kHz switching
regulator. More recently, hysteresis control is also shown to be a control
method at higher switching frequencies to enables fast transient response
and efficient light load operation [29]. Hysteresis control is well applied to
unidirectional converters; however, to date, the only source that considers
hysteresis control for bidirectional converters is found to be [30], where the
selection of power flow direction is not a part of the active control. In addition
to the hysteresis control technique for power converters, light load efficiency
can be extended to the rated power level of the converter by phase shedding.
In [31], the number of phases of a four phase buck converter are dynamically
changed to have higher efficiency at the rated power. Also in [32], logarithmic
scaling of the current rating of the shed phases is shown to optimize the
converter efficiency for entire operating range.
In order to achieve efficient light load operation for instantaneous power
mismatch in the series stack, hysteresis control with phase shedding is pre-
ferred for the differential power converters in server to virtual bus DPP archi-
tecture. A system level bidirectional hysteresis control method is developed
and proposed in the following section to regulate both server voltages in the
series stack and the virtual bus voltage within a band.
4.2 Proposed Control Method
The server to virtual bus DPP architecture depicted in Figure 3.3, where a
stack of n servers are connected in series, employs n differential converters;
however, there are n + 1 independent voltages (including the virtual bus
voltage) to regulate. The differential converters are responsible for providing
the instantaneous power mismatch to the server stack while ensuring there is
always energy in the virtual bus. As explained above, hysteresis control and
phase shedding is preferred, so the multiphase bidirectional dc-dc converters
are controlled to be ON or OFF at their peak efficiency of each phase to
inject current to the server or to the virtual bus, with minimum conversion
loss.
The desired control objectives are as follows. First, it is aimed to regu-
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Figure 4.1: Server to virtual bus DPP model with current sources.
late all individual server voltages within a predefined hysteresis band, while
ensuring there is always energy in the virtual bus capacitor. So, each DPP
converter is responsible of both its input (i.e. server) and output (i.e. vir-
tual bus) voltage. This enforces the hysteresis control to have a bidirectional
sense where the direction of power flow needs to be determined dynamically,
depending on both input and output voltage of the converters. In addition,
only voltage measurement is preferred in feedback loop for efficiency and
simplicity. Local converter control is also desired since a central controller
increases the cost and communication between differential converters in the
series stack. Such an implementation increases the complexity of the en-
tire system. With these purposes in mind, a control method is developed
for a four server system for simplicity. The method presented here is well
applicable to the racks where more servers are connected in series.
Figure 4.1 is used to explain the control algorithm, where each server is
modeled as a current source in parallel with a capacitor and each isolated
differential power converter is modeled as an isolated current amplifier with
two current sources connected reversely. In Figure 4.1, VS,i represents the
input voltage of serveri, where i = 1, 2, 3, 4 stands for server number. IS,i
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represents the current consumed by serveri, ID,i represents the current in-
jected to the Serveri, I
′
D,i represents the current rejected from virtual bus,
VV B and IV B represent the virtual bus voltage and current, respectively, and
finally VBus and IBus represent the bus voltage and current, respectively. For
this four server rack model, VBus is assumed to be a well regulated DC bus,
and IBus is the current that provides the bulk power to the series connected
servers in the rack. Depending on the load of serveri , IS,i changes; however,
since the series connected loads has to conduct the same amount of current,
IBus is forced to be the instantaneous average of server currents. As a result,
the input voltages of servers vary to satisfy the power requirement. Depend-
ing on the voltage variation, multiphase DPP converters turn on in hysteresis
mode to inject or reject current to the server or to the virtual bus, in order to
guarantee the voltage variation of each server is within limits. If the amount
of power injected is not enough to overcome the mismatch, then the number
of phases in multiphase DPP converters is increased with the hysteresis idea
as well.
In order to achieve the control objectives mentioned above, the properties
and constraints of server to virtual bus DPP architecture need to be well
understood. The first and most basic constraint of the system is the KVL in
series stack, which is given for for server stack in Figure 4.1 by Equation 4.1.
VBus =
4∑
i=1
VS,i(t) (4.1)
Equation 4.1 needs to be satisfied all the time; since VBus is assumed to be
a well regulated DC bus, its value is assumed to be constant. This is a key
property that forms the control algorithm that will be explained shortly.
Another property of the server to virtual bus DPP architecture is using
the virtual bus, which is essentially a capacitor bank, as an energy buffer.
The voltage and current relation of a capacitor is given in Equation 4.2.
VV B(t) = CV B
∫ ∞
t0
iV B(t)dt+ VV B(t0) (4.2)
where iV B is the instantaneous sum of differential currents, given by Equa-
tion 4.3.
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Figure 4.2: Proposed hysteresis shape for bidirectional control.
iV B(t) =
4∑
i=1
I ′D,i (4.3)
One of the control objectives is ensuring there is always energy in the
virtual bus. For a given initial virtual bus voltage, Equations 4.2 and 4.3
imply the sum of differential currents flowing into the virtual bus should be
zero within a time period, in order to ensure the virtual bus voltage is steady
within a limit and there is always energy in the virtual bus. Obviously,
having a positive sum in Equation 4.3 results in an increase in virtual bus
voltage, while a negative sum results in Equation 4.3 resulting in a decrease
in virtual bus voltage. These are other key properties that form the control
algorithm that will be explained shortly.
As mentioned before, the direction of power flow in the differential power
converters needs to be determined within the control algorithm. Such a
technique, to the best of our knowledge, has never been investigated before.
The proposed hysteresis shape for bidirectional control is given in Figure 4.2.
The hysteresis shape that is illustrated in Figure 4.2 is used to determine
if any of the voltage domains in the system (servers and virtual bus) require
current injection or current rejection. In order to do this, each DPP converter
samples both corresponding server voltage (VS,i in Figure 4.1) and the virtual
bus voltage (VV B in Figure 4.1). Then, the measured voltages are compared
with a reference voltage and error is calculated by Equation 4.4.
ε = VRef − VMeasured (4.4)
The hysteresis idea requires knowledge of the previous decision, so the de-
cision made during the previous sampling time must be saved in the memory
in order to make the correct decision in present sampling time. After the
error is calculated for both server and the virtual bus voltage, the present
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Table 4.1: Summary Table for Bidirectional Hysteresis Shape
Previous Decision Present ε Range Present Decision
Current Rejection < ε < −ε1 Current Rejection
Current Rejection −ε1 < ε < ε0 Current Rejection
Current Rejection ε0 < ε < No Need
No Need ε1 < ε < Current Injection
Current Injection ε1 < ε < Current Injection
Current Injection −ε0 < ε < ε1 Current Injection
Current Injection < ε < −ε0 No Need
No Need < ε < −ε1 Current Rejection
No Need −ε1 < ε < ε1 No Need
decision about current requirement and direction is made by both consider-
ing the previous decision and referring to the hysteresis shape in Figure 4.2.
For example, if the calculated error for a voltage domain is between ε1 and
−ε0 while the previous decision for that voltage domain was not to inject or
reject any current to the voltage domain, it means that this voltage domain
is still within the predefined limits and it still does not require current in-
jection or rejection. However, if the previous decision was current injection,
then present decision must be current injection as well for the same error
range.
Proposed bidirectional hysteresis shape is also summarized in Table 4.1 as
well.
Once the current need decisions for all voltage nodes in the system are
made, the controller should determine if the corresponding differential power
converter needs to be ON or OFF and, if it must be ON, which direction the
power flow should be. As mentioned before, each differential power converter
is responsible for both its input and output voltage, so the decision made
by the controller must meet both voltage domain’s needs. Since for each
differential converter, there are two voltage domains (i.e. the server and the
virtual bus) and three possible requirements (i.e. current injection, current
rejection and no need), there are nine possible states that each differential
power converter can be in. A decision needs to be made to satisfy both
voltage domains’ needs. These nine possible states and the decisions for each
state are summarized in Table 4.2.
For example, for one of the differential power converters in the stack (DPPi
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Table 4.2: Decision Table for Bidirectional Hysteresis Control
Virtual Bus
None C.I. C.R.
S
er
ve
r None OFF −ID,i +ID,i
C.I. +ID,i OFF +ID,i
C.R. −ID,i −ID,i OFF
in Figure 4.1), both server and the virtual bus voltage are sampled and the
errors are calculated according to Equation 4.4. Then, both voltage domains’
needs are determined by using the hysteresis shape in Figure 4.2 (or by refer-
ring to the Table 4.1). Then, following Table 4.2, further assume that both
the server and the virtual bus voltage do not require any current injection or
rejection, so the corresponding control decision is turning DPPi OFF. In an-
other example, assume that virtual bus voltage does not require any current
injection or rejection while the serveri requires current injection. In this state
(the second row, first column of Table 4.2) turning ON the differential power
converter to inject current to serveri satisfies server voltage’s need. This case
is referred as +ID,i in Table 4.2, meaning the DPPi will turn on and the
differential current ID,i is injected to the server. Following the same example
where virtual bus does not require any current injection or rejection while
serveri requires current rejection (the third row, first column of Table 4.2),
the DPPi can turn ON (referred as −ID,i in Table 4.2) to reject current from
serveri. Another possible state is when virtual bus requires current injection
while serveri does not require any current injection or rejection (the first
row, second column in Table 4.2). In this state, the corresponding decision
is injecting current to virtual bus, which is illustrated with −ID,i. Another
possible state is when virtual bus requires current rejection while serveri does
not require any current injection or rejection (the first row, third column in
Table 4.2). In this state, the corresponding decision is rejecting current from
virtual bus, which is illustrated with +ID,i. Another two possible states are
when the virtual bus and the server have opposite demands (i.e. while one
of them requires current rejection, the other requires current injection.). In
these states, the decisions made as in Table 4.2 are beneficial for both server’s
and the virtual bus’ needs. The remaining the states, where both the virtual
bus and the server have the same demands, are more complicated to decide
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but rely on the series stacked system properties.
Assume serveri and the virtual bus requires current injection at the same
sampling time. Since Equation 4.1 enforces the sum of server voltages to be
fixed, when serveri requires current injection, there must be at least one other
server in the stack requiring current rejection (or does not require any current
injection or rejection). In this case, the decision given in the other server’s
differential converter satisfies the current injection need of virtual bus. So,
keeping DPPi OFF at that sampling time and relying on the other server’s
differential converter result in a positive sum in Equation 4.3, which increases
the virtual bus’ voltage by Equation 4.2. Moreover, serveri voltage increases,
since the current injection to virtual bus by the other server’s differential
power converter increases the bus current (IBus), which eventually increases
VS,i.
The same approach is valid when serveri and the virtual bus require cur-
rent rejection at the same sampling time. Again, since Equation 4.1 enforces
the sum of server voltages to be fixed, when serveri requires current rejection,
there must be at least one other server in the stack requiring current injec-
tion (or not requiring any current injection or rejection). In this case, the
decision given in the other server’s differential converter satisfies the current
rejection need of the virtual bus. So once again, keeping DPPi OFF at that
sampling time and relying on the other server’s differential converter result
in a negative sum in Equation 4.3, which decreases the virtual bus voltage by
Equation 4.2. Moreover, serveri voltage decreases, since the current injection
to the other by the other server’s differential power converter decreases the
bus current (IBus), which eventually decreases VS,i.
After the bidirectional hysteresis control is implemented to actively control
the current flow direction in differential power converters, the phase shedding
capability can be added to the control decision. The bidirectional hysteresis
shape given in Figure 4.2 can be modified to add phase shedding capability.
The same idea is extended for a three phase bidirectional converter and the
proposed hysteresis shape for phase shedding capability is given in Figure 4.3.
By using Figure 4.3, depending on the error, the amount of current that
needs to be injected or rejected can be adjusted. At every sampling time, all
voltage nodes in the system are measured and the error from the reference
voltage is calculated. Then, considering the previous need and present error
range, the amount of current injection or rejection need of the corresponding
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Figure 4.3: Proposed hysteresis shape for bidirectional and phase shedding
control.
voltage node is determined.
In Figure 4.3, since for both of the voltage domains (the server and the vir-
tual bus) there can be seven different current amounts, there are 49 possible
states in which a decision must be made in favor of both voltage domains’
needs. These 49 possible states and corresponding decisions are given in
Table 4.3.
The same idea used in Table 4.2 is extended in Table 4.3 to further control
the amount of current that is injected or rejected. Since the very first control
objective is regulating server voltages, the decisions summarized in Table 4.3
give priority to the server voltage’s need.
In Table 4.3, the intuitive decisions made when both voltage domains have
opposite demands satisfy both voltage domains’ needs. As explained be-
Table 4.3: Decision Table for Bidirectional Hysteresis Control with Phase
Shedding
Virtual Bus
None C.I.1 C.I.2 C.I.3 C.R.1 C.R.2 C.R.3
S
er
ve
r
None OFF −ID,i −2ID,i −3ID,i +ID,i +2ID,i +3ID,i
C.I.1 +ID,i OFF −ID,i −2ID,i +ID,i +ID,i +ID,i
C.I.2 +2ID,i +ID,i OFF −ID,i +2ID,i +2ID,i +2ID,i
C.I.3 +3ID,i +2ID,i +ID,i OFF +3ID,i +3ID,i +3ID,i
C.R.1 −ID,i −ID,i −ID,i −ID,i OFF +ID,i +2ID,i
C.R.2 −2ID,i −2ID,i −2ID,i −2ID,i −ID,i OFF +ID,i
C.R.3 −3ID,i −3ID,i −3ID,i −3ID,i −2ID,i −ID,i OFF
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fore, when both voltage domains have the same demands, keeping the corre-
sponding differential power converter OFF and relying on the Equation 4.1
and other servers’ differential power converter satisfy both voltage domains’
need. Here, it is applied only when both voltage domains have the same
amount of current injection or rejection demand. In other cases where both
voltage domains have the same demands with different current amounts, the
decision made in corresponding differential power converter still relies on
Equation 4.1 and the differential power converter of the other servers in the
series stack; however, priority is given to the server voltage. For an example,
a state where the serveri is in C.I.2 and the virtual bus is in C.R.1 (corre-
sponds row 3, column 2 in Table 4.3) is examined. In such a state, when
serveri is in C.I.2, there must be at least one other server in the stack which
is in C.R.2, or more than one server in C.R.1 or “No Need” by Equation 4.1.
This for sure results in a current injection to the virtual bus so the DPPi
can still inject current to the serveri. The amount of current injected to
the serveri by DPPi is decreased so that the sum of the differential current
that flows into the virtual bus is positive, resulting an increase in virtual bus
voltage by Equation 4.3. In addition, current injection to the virtual bus by
the other servers’ differential power converter increases the IBus, which also
helps to increase the voltage of serveri. Further examination of Table 4.3 is
left to the reader.
4.3 Verification of the Proposed Control Method in
Simulation
In order to validate the proposed control method in Section 4.2, the simula-
tion model shown in Figure 4.1 is created in PLECS [33]. A system level block
diagram of a four server rack in PLECS is given in Figure 4.4. For verifica-
tion of the proposed control method in simulation, switching behaviors are
avoided and average models are used in order to decrease high computational
load.
Sub1 through Sub4 in Figure 4.4 model the differential power converters
without switching action, whose PLECS model is given in Figure 4.5.
The differential power converter models in Figure 4.5 are modeled as cur-
rent amplifiers as well. To have realistic simulation results for system level
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Figure 4.4: The server to virtual bus DPP architecture model in PLECS.
control of server to virtual bus DPP architecture, 90% efficiency is assumed
for differential power converters and Sub block in Figure 4.5 calculates cor-
responding input and output current by measuring instantaneous input and
output voltage. To to able to model converter dynamics, differential power
converters further are assumed to have 200 µs settling time and a first order
transfer function is employed in Figure 4.5. Also, differential power convert-
ers are modeled as three phase converters where each phase has 6 A output
current in order to test the phase shedding idea.
The proposed control algorithm in Table 4.3 is coded with in the C-Script
block shown in Figure 4.4. The complete code is given in Appendix A.
In Figure 4.4 each server is modeled with a controllable current source in
parallel with a 10 mF capacitor. The server currents plot in Figure 4.6 shows
the measured current data for four different servers operating under different
real-world load conditions. These data are fed into four controlled current
sources in Figure 4.4 to emulate server power consumption behavior.
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Figure 4.5: The differential power converter model in PLECS.
Simulation is run for the current plots given in Figure 4.6. Predefined
hysteresis bands for servers are ±0.1V and for the virtual bus are ±0.3V .
Server voltages, differential currents, virtual bus voltage and current and the
bus current are given in Figure 4.7, 4.8, 4.9, respectively.
As can be seen in Figure 4.7, the DPP converters are able to maintain
each server’s voltage to within the predefined hysteresis range. Also shown
in Figure 4.9 is the voltage of the virtual bus, which does not even approach
predefined hysteresis limits while all servers have similar current consump-
tion. Further shown in Figure 4.8 and in the zoomed-in version of the same
plot between 0.10 and 0.12 seconds in Figure 4.10, is that the total processed
power decreases dramatically. In addition, while the servers have similar cur-
rent consumption, Figure 4.8 shows that only one phase of the differential
power converters is activated.
Another simulation scenario to test phase shedding capabilities of the al-
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gorithm is created. In this scenario, a fault occurs in server2 at t = 0.1s
and the main current flow path of the series stack is broken as shown in the
server currents plot in Figure 4.11. Server voltages, differential currents, vir-
tual bus voltage and current and the bus current for this scenario are given
in Figure 4.12, 4.13 and 4.14, respectively.
As shown in Figure 4.12, despite the break in the main current flow path
in the series stack at t = 0.1s, the DPP converters are still able to maintain
each server’s voltage to within the predefined hysteresis range. After t = 0.1s,
DPP2 bypasses the current while still regulating the virtual bus voltage as
shown in Figure 4.14.
These simulation results indicate that the proposed bidirectional hysteresis
algorithm with phase shedding may work in hardware.
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Figure 4.6: Server currents used in simulation.
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Figure 4.7: Server voltages in simulation.
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Figure 4.8: Differential currents in simulation.
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Figure 4.9: Bus and virtual bus voltages and currents in simulation.
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Figure 4.10: Differential currents in simulation.
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Figure 4.11: Server currents used in simulation in which server2 current
drops to zero at 0.1 seconds.
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Figure 4.12: Server voltages in simulation in which server2 current drops to
zero at 0.1 seconds.
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Figure 4.13: Differential currents in simulation in which server2 current
drops to zero at 0.1 seconds.
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Figure 4.14: Bus and virtual bus voltages and currents in simulation in
which server2 current drops to zero at 0.1 seconds.
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Chapter 5
DIFFERENTIAL POWER CONVERTER
FOR SERVER TO VIRTUAL BUS DPP
In order to validate the concept of server to virtual bus DPP architecture,
isolated bidirectional differential power converters are built. This chapter
explains the preferred converter topology and converter design steps.
5.1 Isolated Bi-Directional DC-DC Converters for
Server to Virtual Bus DPP Architecture
As explained in detail in Section 3.2.2, in server to virtual bus DPP archi-
tecture, the differential power converters need to be isolated since there is no
common ground between the servers in the series stack and the virtual bus ca-
pacitor. Moreover, the differential power converters need to be bidirectional
because the difference current may be injected or rejected by the differen-
tial power converter. A recent PhD dissertation summarizes the properties
of common isolated bidirectional DC-DC converter topologies and presents
a detailed analysis of the dual active bridge (DAB) converter [34]. In this
section, the desired properties of the differential power converter in server
to virtual bus architecture are summarized and several isolated bidirectional
DC-DC converters are examined.
In server to virtual bus DPP architecture proposed in this thesis, the dif-
ferential power converters are rated for the same voltage at both sides of the
transformer. Therefore, the symmetric design is desirable at both sides of
the transformer because such a design would result in the same efficiency for
both directions of power flow. In addition, as explained in Section 3.2.2 the
differential power converters should be rated for full server power in order
to compensate real world operation conditions such as hot-swapping. Nowa-
days, the power rating of the recent high-tech servers is approaching kW
levels [1], so the power rating of the differential power converter chosen for
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server to virtual bus DPP architecture must be scalable to a few kWs. Soft-
switching techniques are desirable to further improve the efficiency of the
series stacked server system and hysteresis control and phase shedding must
be easy to achieve in order to implement the proposed control technique in
Chapter 4.
First, a flyback converter is considered because it can provide both bidi-
rectional power flow and isolation with a simple circuit structure and mini-
mum number of switches [35]. Zero voltage switching to improve converter
efficiency is also possible in flyback converter with auxiliary winding and
components [36]. However, flyback converters are usually preferred for power
levels around hundreds of watts, which is well below off-the-shelf server power
ratings [1]. Therefore, flyback converter is not preferred in this project.
Phase shifted full bridge (PSFB) converter is another isolated DC-DC
topology that can be implemented at higher power ratings than the fly-
back converter [37], [38]. Soft switching and soft starting options are also
possible in bidirectional operation of PSFB converter; however, additional
components, and more importantly complex gate signal for the transistors,
are required [39], [40]. However, the additional components needed to achieve
soft switching and bidirectional power flow in PSFB converter result in non-
symmetircal layout in the schematic, as well as complicated control.
Dual active bridge (DAB) converter topology offers bidirectional power
flow with a simple phase shift control and symmetrical design at both sides
of the transformer when both input and output voltages are the same [41].
It further can be implemented for both high power ratings and in multiphase
configuration [41]. A detailed analysis and model derivation of DAB con-
verter can be found in [42]. Both voltage and current mode control strategies
can be implemented in DAB converter [43]. Soft switching is also possible
in DAB converter and several techniques are offered to extend the power
range where the soft switching can be achieved [44]. Several modulation
techniques are offered to optimize conduction and copper losses in the DAB
converter [45].
As stated before, the differential power converter in server to virtual bus
architecture has the same input and output voltage. A symmetrical design at
both sides of the transformer would result in similar efficiency and dynamic
characteristics for both directions of power flow. In addition, it is beneficial
if the power rating of the converter must be easily scalable for different test
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Figure 5.1: The schematic of DAB converter.
prototypes. Soft switching techniques may also be needed to further im-
prove converter efficiency. Simple control of the converter also simplifies the
hysteresis control and phase shedding for bidirectional power flow. For all
these reasons, DAB converter is chosen to be the isolted bidirectional power
converter in server to virtual bus DPP architecture.
5.2 Dual Active Bridge Converter
Dual active bridge (DAB) is a DC-DC converter that is suitable in high power
applications where bidirectional power flow and isolation between input and
output are needed. The schematic of the DAB converter is given in Figure 5.1.
As seen in Figure 5.1, DAB converter employs two bridges each consisting
of four controlled switches at both sides of the transformer. The switches on
these bridges are driven with complementary PWM signals, so the DC input
and output are converted to AC square wave and applied to the transformer.
The phase shift degree and direction between the square wave signals deter-
mines the direction and amount of power flow. Typical waveforms of DAB
converter are given in Figure 5.2.
Power flow equation of lossless DAB converter is given by Equation 5.1.
P = VServerVV B
φ(pi − |φ|)
2pi2fswL
(5.1)
where fsw is the switching frequency and φ is the phase shift between the
primary and secondary square waves generated by the bridges.
Equation 5.1 is normalized and plotted in Figure 5.3 for −pi/2 < φ < pi/2.
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Figure 5.2: Typical waveforms of DAB converter.
Figure 5.3: Normalized power vs. phase shift plot of lossless DAB model.
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Figure 5.4: Functional block diagram of Vishay integrated DrMOS power
stage [2].
5.3 Power Stage with Integrated Driver MOSFET
As the schematic of DAB converter shown in Figure 5.1, there are eight
switches, four low side and four high side switches. Since the virtual bus
voltage in server to virtual bus DPP architecture is selected the same as
desired server voltage, the same switches can be used in the design. An in-
tegrated driver MOSFET module (DrMOS) is already in use for CPU power
delivery architectures and its voltage rating is also applicable in the differ-
ential power converters of server to virtual bus DPP architecture. There
are several DrMOS available in the market from several manufacturers. For
the differential power converters designed for the server to virtual bus DPP
architecture, Vishay integrated DrMOS power stage is preferred due to its
bidirectional power control capabilities. Functional block diagram of this
particular model is given in Figure 5.4.
As shown in Figure 5.4, DrMOS includes a both high side and low side
MOSFET with appropriate drivers and logic. 5V supply needs to be con-
nected to the module in order to energize the required logic circuitry. In
addition, an additional bootstrap capacitor is needed to complete high side
MOSFET driver circuit. Besides from them, a single PWM signal applied to
PWM input shown in Figure 5.4 is enough for complementary driving both
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MOSFET with optimized dead time. Several control pins such as skip mode
(SMOD#), disable (DSBL#) and monitoring pins such as internally gen-
erated high side gate signal (GH), internally generated low side gate signal
(GL), thermal shutdown (THDN) are also available for improved capabilities
of the chip and debugging purposes. Further properties of this particular
model, as reported in its datasheet are: operation up to 1 MHz, 50 A con-
tinuous current and efficiencies up to 93% [2].
5.4 High Frequency Transformer and the Inductor
The DAB converter employs a transformer with no air gap in the magnetic
material. Therefore, the power transfer element in DAB converter is the
inductor L shown in Figure 5.1, which can be a discrete inductor as well as
the leakage inductance of the transformer. In this project, it is preferred to
design a custom transformer for the differential power converter. It is further
desired to set the leakage inductance of the transformer so no additional
inductor is needed in the converter. This section explains the high frequency
transformer designed for DAB converter.
5.4.1 Introduction to high frequency transformer design
The performance of any switching power converter highly depends on the
quality of energy storage components (i.e. inductors and capacitors) used
in the converter. Depending on design needs, the ratings and values of the
energy storage elements are chosen during circuit design process. The de-
sired ratings and values of the capacitors are usually easier to find and these
capacitors can be purchased through the dealers. On the other hand, circuit
designers often choose to design magnetic elements with required ratings
and values for their circuits, and this gives the circuit designers a chance to
optimize the performance of their power converter.
High frequency transformer design is a complicated process due to the
difficulty of finding an optimum between circuit specifications and material
limitations. Electromagnetic theory behind the design procedure is complex
and not fully understood (or completed), and moreover the practical elements
used in magnetic components show highly nonlinear behavior. After careful
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discussion, an optimum design can be calculated; however, this design may
not be practical by using real elements. Therefore the design steps are far
from straightforward and they are iterative most of the time.
Several handbooks, textbooks and papers are published to explain electro-
magnetic phenomena behind the high frequency transformer design. While
papers are addressing different aspects and improvements on design, hand-
books and textbooks offer step by step design procedures. The approach
taken to design the transformer in this project is a mixture from popular
papers and textbooks.
There are many methods to guide designers during high frequency trans-
former design process. The Kg method for high frequency transformer design
is explained in [38]. Also, there are two handbooks available in the literature
to show steps to design a high frequency transformer for power electron-
ics circuits [46], [47]. These resources focus on key steps to design a high
frequency transformer but they emphasize minimizing leakage inductance.
Methods to determine the value of the leakage inductance of the transform-
ers are given in [46] and [48]. A technique to choose optimum wire thickness
of the windings for a given waveform is introduced in [49]. Moreover, in [50],
Steinmetz’s parameters are used to estimate core loss in transformers with
non-sinusoidal waveforms.
In order to show converter operation and obtain the ideal waveforms that
are applied to the transformer, DAB is simulated in PLECS. For 120 W and
30 W output powers, the voltage applied at transformer’s primary and the
current through the transformer’s primary are given in Figure 5.5 and Fig-
ure 5.6, respectively. RMS values of the currents in Figure 5.5 and Figure 5.6
are calculated and given in Table 5.1.
Table 5.1: RMS Values of Transformer Currents
POut [W ] IPri,RMS [A]
30 2.61
120 13.3
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5.4.2 Transformer design trade-offs
In high power circuits, transformers are reliable elements when electrical iso-
lation between input and output terminals is required; however, employing
a transformer in the circuit comes with disadvantages such as design com-
plexity, size and losses, which are closely related to each other. There are
two main losses in the transformers: core losses and copper losses. The most
basic trade-off in transformer design is between flux density that dominates
the core losses and the eddy currents in the conductors that dominate the
copper losses.
Total losses that occur in the transformer are the sum of copper and core
loss. Core loss is proportional to the flux density because the flux density
inside the magnetic element induces eddy currents that cause I2R losses
in the material, and the hysteresis nature of the magnetic material creates
hysteresis loss which is proportional to the area of the B-H curve and core
size. Copper loss is the I2R losses in the conductors where the effective
resistance of the conductors is affected by the skin effect and the proximity
effect phenomenona which depend on the frequency and the flux induction
between conductors. The core loss is proportional to flux density while the
copper loss is inversely proportional to the flux density. By increasing the
number of turns, the flux density and, as a result of it, core loss can be
decreased; however, core loss is increased basically because longer wires are
needed to increase number of turns.
5.4.3 Leakage Inductance
In DAB converter, the transformer with no air gap is preferred, so the energy
storage element is the inductor. In high frequency transformer design process,
leakage inductance of the transformer can be set to a desired value with care.
A method to set the leakage inductance is given in [46] and briefly explained
here.
Figure 5.7 shows two concentric windings where primary and secondary
windings are both wound around the center leg and each other. The gap
between primary and secondary winding is filled with a material that has
low permeability. In Figure 5.7, w represents the width of the foils and
Sw1 , Sw2 and Sgap represent the area of the winding 1, winding 2 and the
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Figure 5.7: Leakage inductance derivation.
air gap, respectively. In this geometry, the leakage inductance is estimated
by calculating the energy stored near the leakage field, which is set by the
area of the gap between primary and secondary windings. Here, please note
that the reluctance of the flux return path on highly permeable material is
neglected.
The energy stored in the gap volume by the H field is assumed to leak,
and equating this energy to 1
2
LleakageI
2 gives the leakage inductance in (5.2)
Lleakage = µ0
(
Sgap +
Sw1 + Sw2
3
)
N21
w
(5.2)
where N1 is the number of turn in primary winding.
Since the number of turn musts be an integer and cores have limited wind-
ing area, discrete values of the leakage inductance can be achieved by us-
ing (5.2). Figure 5.7 shows maximum achievable leakage inductance values
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for RM8, RM10, RM12 and RM14 cores. In this calculation, it is assumed
that the remaining gap after a discrete number of turns for both primary
and secondary are wound in the winding area, is filled with low permeable
material, so the values represent maximum achievable leakage inductance.
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Figure 5.8: Calculated leakage inductance with different core sizes.
Target converter power rating is 120 W output power with 200 kHz switch-
ing frequency. Following Equation 5.1, 750 nH inductor is needed. Figure 5.8
shows nearby values with 6 turn RM12 or 5 turn RM14 cores while RM8 and
RM10 cores are both unable to achieve, mainly because limited winding area.
In addition, in RM8 and RM10 cores, window width is not wide enough to
employ a copper foil that satisfies the current density requirement, so mul-
tilayer foils are needed. This also limits the maximum achievable number of
turns in RM8 and RM10 cores. Therefore, further discussion and calculations
are considered only for RM12 and RM14 cores.
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5.4.4 Loss Minimization
As is mentioned in Subsection 5.4.2, after finalizing the core material and
size, the decision of number of turns determines the copper loss and core loss
in the transformer by affecting the wire length and flux density. A minimized
total loss is difficult to achieve with real materials and discrete number of
turns; however, it must be as optimal as possible.
A method to calculate the optimum wire thickness that will minimize
the effective resistance of the windings is given in [49]. For the current
waveforms given in Figure 5.5 and Figure 5.6, optimum wire thickness is
calculated by the methods mentioned in [49]. Following the 0.0168 cm skin
depth at 200 kHz, optimum wire thicknesses are calculated as 0.019 cm and
0.022 cm for 30 W and 120 W, respectively. The closest available copper
foil thickness is found to be 0.017 cm. A rule of thumb suggests current
density of 5 A/mm2; therefore, the widest available copper foil (12.7 mm) is
considered for the windings in different core sizes. 12.7 mm width is at the
edge of the current density limit however, multilayer design is not preferred
for several reasons. First, the converter is not intended to work at full power
usually. In addition, two layer design limits the maximum achievable number
of turns and the leakage inductances given in Figure 5.7 may not be achieved.
Of course, having two layers increases the winding cross sectional area that
has linear effect on leakage inductance; however, number of turns is more
important because leakage inductance is proportional to the square of number
of turns as given in Equation 5.2. Another reason for single layer conductor
preference is that in two layer design optimum thickness would have little
variation.
Accurate prediction of core loss in transformers is an essential part of the
design; however, core loss is highly non-linear and difficult to model. The
Steinmetz’s equation is an empirical formula that gives core loss per unit
volume when the waveforms applied to the transformer are sinusoidal. A
method to estimate the core loss for non-sinusoidal waveforms is given in [50].
Researchers in this group also provided the MATLAB code that can give the
core loss per volume for any given piecewise linear flux linkage waveform by
using Steinmetz parameters. Switching frequency is chosen to be 200 kHz
and 3F3 ferrite material is preferred. Corresponding Steinmetz parameters
for 3F3 are taken from [51].
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Table 5.2 and Table 5.3 show the estimated leakage inductance values by
Equation 5.2, core loss estimation as it is suggested in [50] and copper loss
estimation with the effective resistance calculated as it is suggested in [49],
for RM12 and RM14 cores, respectively.
Table 5.2: Calculated Values for RM12 Core
N LLeakage[nH] Pfe[mW ] Pcu[W ] Ptot[W ]
4 382 27.5 0.623 0.650
5 572 15.9 0.779 0.795
6 791 10.2 0.934 0.945
7 1030 7 1.090 1.097
8 1290 5 1.250 1.255
Table 5.3: Calculated Values for RM14 Core
N LLeakage[nH] Pfe[mW ] Pcu[W ] Ptot[W ]
4 425 22.2 0.725 0.747
5 642 12.9 0.906 0.919
6 893 8.2 1.090 1.100
7 1170 5.6 1.270 1.275
8 1480 4.1 1.450 1.454
As shown in Table 5.2 and Table 5.3, for N > 4 copper losses dominate
and total losses increase with the number of turns for both RM12 and RM14
cores. Therefore transformers need to be designed with minimum number of
turns, as long as the resulting flux density is way below the saturation flux
density, which is guaranteed for N > 2 in both RM12 and RM14 core. As
a result, considering the leakage inductance values given in Table 5.2 and
Table 5.3, 6 turn RM12 and 5 turn RM14 cores are chosen.
5.4.5 Transformer testing
After the transformers are wound, leakage and magnetizing inductance mea-
surements are performed. Then, both transformers are soldered on the DAB
converter separately and a phase shift sweep is performed to measure input
and output power to calculate the efficiency of the converter.
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For inductance measurement, Agilent 4263 LCR meter is used with two
lead Kelvin IC clip. Measurement is performed with 100 kHz and 1000 mV
signal. Self inductances of the transformer primary and secondary are mea-
sured while the other terminal left open circuit, as shown in Figure 5.9(a)
and Figure 5.9(b), respectively. Then, a sinusoidal signal around 1 VRMS
is applied by using signal generator to the primary winding and the result-
ing voltage at the secondary is measured, as shown in Figure 5.9(c). Then,
leakage inductance is calculated using T-Equivalent circuit model.
L1 L2
(a) Self inductance of primary
L1 L2
(b) Self inductance of secondary
V1 VRMS
(c) Voltage test
Figure 5.9: Transformer measurements.
After careful measurements and calculations, leakage inductances are ob-
tained as 588 nH and 395nH for 6 turn RM12 and 5 turn RM14, respectively.
Measured values are well below the calculated leakage inductance values by
Equation 5.2; nevertheless, both transformers are soldered on the PCB for
testing.
Phase shift sweep is applied to the DAB converter when it is employed with
6 turn RM12 and 5 turn RM14 core transformers, separately. Figure 5.10
shows the output power vs. the register that controls phase shift. Maximum
output power is 115 W for 5 turn RM14 and 111.9 W for 6 turn RM12.
As stated in Section 5.2, maximum output power achieved is at φ = pi/2,
which by Equation 5.1 and at 200 kHz corresponds to effective leakage in-
ductances of 782.6 nH and 804.3 nH for 5 turn RM14 and 6 turn RM12 core,
respectively.
Figure 5.11 shows the efficiency of the converters vs. output power. Peak
efficiencies are achieved around 30 W output power at 95% and 94.5% for
the DAB converters with 5 turn RM14 and 6 turn RM12, respectively.
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Figure 5.10: Output power vs. phase shift register.
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Figure 5.11: Efficiency vs. output power.
Because of the integer number of turns available in transformer design,
leakage inductance value could not be set to a specific value that gives desired
output power. As can be seen in Figure 5.10, the maximum output power
of both transformers is slightly less than the desired output power, 120 W.
From this point on, the desired output power can be achieved by fine tuning
the switching frequency. Considering the efficiency plot in Figure 5.11, the
trade-off between size and efficiency of RM12 and RM14 core is given for
size, and RM12 core transformer is chosen to be employed in DAB converter.
Fine frequency adjustment is performed when the DAB converter is employed
with RM12 core transformer. Figure 5.12 shows the output power for phase
shift register sweep and Figure 5.13 shows the efficiency of DAB converter
for three different switching frequencies.
As shown in Figure 5.12, desired output power is achieved with minor
adjustments in switching frequency. Further shown in Figure 5.13, the max-
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Figure 5.12: Output power vs. phase shift register for three different
switching frequencies when the DAB converter is employed with RM12 core
transformer.
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Figure 5.13: Efficiency vs. output power for three different switching
frequencies when the DAB converter is employed with RM12 core
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imum efficiency of the DAB converter is increased a few percent as well.
In conclusion, switching frequency is set to 175 kHz which gives 95% peak
efficiency and slightly higher than 120 W maximum output power.
5.5 Auxiliary Components
In server to virtual bus DPP architecture, the virtual bus sides of the differ-
ential power converters are connected in parallel with a capacitor bank. So
the virtual bus ground is common to all differential power converters and the
microcontroller is preferred to be placed in this ground. The server side of
each differential power converter is connected to a different voltage level due
to the nature of the series stack. In order to control the DrMOS modules in
the server side of the differential power converter, control signals (i.e. PWM
and logic disable) need to be transferred over the isolation barrier. This can
be achieved by a level shifting circuitry. iCoupler technology offers an easy,
high performance and reliable solution on a single chip to transfer digital sig-
nals over the isolation [52]. Two isolated DC power supplies are enough to
energize the iCoupler chip, then the PWM and enable signal for the switches
can be delivered to the server side of the differential power converter.
The control idea proposed in Chapter 4 requires sensitive and consistent
voltage measurements. Since the input voltage of each server in the series
stack is referenced to a different node in the series stack and the micro-
controller is planned to be referenced to the virtual bus ground, an analog
voltage transfer component is needed. An optocoupler chip is considered in
the first place; however, the variation of optocoupler gain with time and tem-
perature provided inconsistent results. Instead, since the series stack only
has four servers, resistive voltage dividers are preferred. Since the ground of
the series stack and the ground of the virtual bus are the same, the voltage
of each node in the series stack is referenced to the same ground as well. Re-
sistive voltage dividers and a low pass filter are employed to scale down the
voltage of each node to a voltage level so the analog to digital converter of
the microcontroller can sample. Then, backward calculation of each server’s
voltage is performed within the microcontroller.
Last but not least, LDOs are employed at both sides of the transformer to
create required DC power rails for the logic circuitry of DrMOS and iCoupler.
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The DAB converter is designed on a four layer PCB. Layout and bill of
materials can be found in Appendix B. A prototype of DAB converter is
built and the components used in the converter are annotated in Figure 5.14
and 5.15.
Figure 5.14: DAB converter top view.
5.6 Converter Testing
In order to validate the concept of server to virtual bus DPP architecture for
a four server rack, four differential power converters are needed. For prelim-
inary results, hot swapping and fault conditions are ignored and differential
power converters are planned as single phase converters. Four prototypes of
120W 12V-12V DAB converters are designed, and one of them is shown in
Figure 5.16.
As stated in Section 5.2, the control input of DAB converter is the phase
shift between the square waves that are generated by primary and secondary
side switches. Figure 5.17 shows the change in output power for a phase shift
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Figure 5.15: DAB converter bottom view.
sweep while four DPP converters are processing power from their primary to
secondary.
Due to custom transformer design, the output powers for phase shift plots
given in Figure 5.17 are not identical for all DPP converters. Leakage in-
ductances of the transformers are difficult to make identical on a handmade
design. Therefore at the same switching frequency, output powers slightly
vary for given phase shift angles. The efficiencies of all DPP converters are
given in Figure 5.18 for power flow from primary to secondary.
Again, efficiency curves of different DPP converters are slightly different
from each other due to the nonidentical handmade design of the transformer.
Among four DPP converters built, DPP4 has the highest efficiency as
shown in Figure 5.18. For DPP4, phase shift sweep is performed for both
directions and efficiency vs. output power plot is given in Figure 5.19.
As shown in Figure 5.19, symmetric design of DAB offered almost identical
efficiency curves for both directions of power flow. Peak efficiency of 95% is
achieved for both directions of power flow around 35 W. Transformer current
of DPP4 for 45W output power is shown in Figure 5.20. Thermal image of
DPP4 when it has 45 W output power is also given in Figure 5.21.
As explained in Chapter 4, bidirectional hysteresis control requires a dy-
namic control of current flow direction in differential power converters. The
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Figure 5.16: 120W 12V-12V dual active bridge converter.
converter turn on/off dynamics are important and the settling time of the
output current sets the control bandwidth of bidirectional hysteresis idea.
As shown in Figure 5.19 the peak efficiencies in both directions for DPP4
are achieved when the output currents are approximately 3 A. In order to
measure the settling time, DPP4 is driven in burst mode in both directions
to deliver 3 A output current. Shown in Figure 5.22, settling time of the
output current is around 300 µs for both directions, as well as for both turn
on and turn off of the converter.
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Figure 5.18: Efficiency vs. POut of four DPP converters for 0 < φ < pi/2.
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Figure 5.19: Efficiency vs. POut of DPP4.
Figure 5.20: Transformer current for 12V 3.8A output current.
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Figure 5.21: Thermal picture of DAB converter while the converter is
processing 40W.
Figure 5.22: Output current of DAB converter while the converter is being
turned ON and OFF for ±3A.
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Chapter 6
EXPERIMENTAL VERIFICATION
In order to experimentally validate the server to virtual bus DPP architecture
for data center power delivery, a four server rack is created in the laboratory.
In addition, conventional DC power delivery architecture with a best-in-class
power supply unit (PSU) is tested to demonstrate the improvement in the
energy efficiency when the proposed architecture is preferred. This chapter
explains the experimental setup for both architectures, gives the results for
both, and compares the energy efficiencies.
6.1 Experimental Setup
A four server rack is planned in order to experimentally prove applicability
of the server to virtual bus DPP architecture to data centers. A prototype
of a server rack and the web traffic generators is used as as explained below
and shown in Figure 6.1.
The system shown in Figure 6.1 employs ten computers that are separated
into two groups as traffic generators and servers. The top right computer also
serves an Ubuntu operation system and file system to the all other computers
through the network switches. A python script then generates web traffic
using a test image file on traffic generators and feeds the generated traffic to
the four servers, which are Dell Optiplex SX775 with Core 2 Duo.
There are seven computers, including the computer which controls the
measurement unit, to generate web traffic. For proposed series-stacked ar-
chitecture, the web traffic is generated in seven computers and fed to four
servers through the network. For conventional DC power delivery architec-
ture, the same script is used in seven computers that generate web traffic;
however, the request rate is decreased by four and fed into one server which
is powered by a best-in-class PSU. Schematics of the proposed series-stacked
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Traffic Generators Servers
Network Switch
Figure 6.1: Server stack and traffic generators used in the experiment.
and conventional architectures are given in Figure 6.2 and 6.3, respectively.
As a first step, steady state operation of servers is considered in this ex-
perimental study. Therefore, only the mismatch power when servers are
operating under balanced web traffic is planned to test. Extreme operation
conditions such as startup, hot swapping and fault are considered out of
scope for now. As a result, phase shedding capability for differential power
converters is not considered in this experimental work. Four single phase
DAB converters are designed as explained in Chapter 5 to be the differential
power converters of a four server rack system. 100 mF capacitor is employed
as the virtual bus.
Microcontroller is the key element to have a system level control in server
to virtual bus DPP architecture. As mentioned in the previous paragraph,
four DAB converters are designed. Each DAB converter requires four PWM
signals and two enable signals to run the primary and secondary side bridges.
In addition, accurate voltage measurements are needed for bidirectional hys-
teresis control. TI C2000 series F28069 microcontroller is preferred because
of its peripherals. 16 PWM signals with phase shifting capabilities on a single
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Figure 6.2: Schematic of experimental setup to test proposed architecture.
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Figure 6.3: Schematic of experimental setup to compare conventional
architecture.
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microcontroller make F28069 suitable in server to virtual bus DPP architec-
ture for a four server rack. This means the differential converters are run by
a central converter; however, within the control algorithm embedded to the
microcontroller, control of each converter is separated as shown in the com-
plete microcontroller code given in Appendix C. Thus, experimental results
given in this thesis would require only an additional synchronization to syn-
chronize the PWM signals if each DPP converter had its own microcontroller
to generate the PWM signals for its own bridges.
A data acquisition unit from National Instruments is used to sample both
individual server voltages and currents, as well as bus and virtual bus voltages
and currents at 5000 samples per second (200 µs sampling period). Voltage
sampling this equipment is straightforward; however, for current sampling,
current sensors are used with sense resistors and operational amplifiers. The
accuracy of the current sensors are measured to be 100 mA.
In Figure 6.4, the entire experimental setup with the measurement unit
can be seen.
DC BusTraffic Generators
Servers
Power Unit
Network Switch
Measurement Unit
Figure 6.4: Photograph of experimental setup.
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6.2 Experimental Results
The experimental results given in this section include steady state operation
of the servers while they are responding to http requests. The procedures
followed for both proposed series-stacked architecture and conventional ar-
chitecture are described in the following subsections.
6.2.1 Proposed series-stacked and server to virtual bus DPP
architecture
First, the virtual bus capacitor is charged up to 12 V by a separate isolated
DC power supply. Then, four servers are powered through 12 V isolated
DC power supplies individually for their start-up routines. After all the
servers are initialized and reach a steady state in idle conditions, servers are
connected in series with the 48 V DC power supply. Then, the bidirectional
hysteresis control is activated and all 12 V isolated power supplies are discon-
nected from servers and the virtual bus capacitor. From that point on, DPP
converters start to regulate the server voltages and the virtual bus voltages
within predefined hysteresis bands. Hysteresis bands for servers are chosen
to be ±0.3 V while for the virtual bus it is ±0.6 V . After 20 seconds of idle
condition, web traffic is generated at a rate of 700 requests per second and
sent to all four servers for approximately 140 seconds.
Server currents and voltages are given in Figure 6.6 and Figure 6.5, re-
spectively. Figures 6.10 and 6.14 and Figures 6.9 and 6.13 show the same
server currents and voltages around 80th second at finer resolutions. Also,
bus and virtual bus voltages and currents are given in Figure 6.8. Again,
Figures 6.12 and 6.16 show the same bus voltages and currents around 80th
second at finer resolutions.
The differential currents injected to the server nodes are not measured.
Instead, the sum of differential currents can be seen in virtual bus current
plots in Figure 6.8, 6.12 and 6.16, since the virtual bus capacitor current
is the sum of the differential currents injected to the virtual bus capacitor
by Equation 4.3. Moreover, since the differential currents are the difference
between the bus current and the server currents, they are calculated and
plotted in Figure 6.7. Once again, Figures 6.11 and 6.15 show the differential
currents around the 80th second at finer resolutions.
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Figure 6.5: Server voltages during the experiment.
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Figure 6.6: Server current during the experiment.
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Figure 6.7: Calculated differential currents during the experiment.
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Figure 6.8: Bus and virtual bus voltages and currents during the
experiment.
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Figure 6.9: Server voltages around 80th second of the experiment.
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Figure 6.10: Server currents around 80th second of the experiment.
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Figure 6.11: Calculated differential currents around 80th second of the
experiment.
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Figure 6.12: Bus and virtual bus voltages and currents around 80th second
of the experiment.
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Figure 6.13: Server voltages around 80th second of the experiment.
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Figure 6.14: Server currents around 80th second of the experiment.
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Figure 6.15: Calculated differential currents around 80th second of the
experiment.
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Figure 6.16: Bus and virtual bus voltages and currents around 80th second
of the experiment.
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Despite the large instantaneous variations in server currents as shown in
Figure 6.14, the server voltages as well as the virtual bus voltage can be reg-
ulated as shown in Figure 6.13 and 6.16 by using proposed bidirectional hys-
teresis control. Moreover, the active voltage regulation is performed without
processing all full server power. As stated before, the most basic advantage
of DPP is reducing the amount of processed power by processing only the
differences between individual server power consumptions. Since the virtual
bus current is the sum of all differential currents, zero virtual bus current
means zero processed power. As shown in Figure 6.16, there is no current
flow into or from the virtual bus capacitor, which further means the differ-
ential power converters are OFF and do not process any power most of the
time.
During 140 seconds of web traffic, average input power to the series stack
and the average output power which is consumed by all servers are calculated
as 243.33 W and 238.86 W respectively. This results in 98.16% efficiency in
power conversion and delivery stage to the server rack.
6.2.2 Conventional DC power delivery architecture with a
best-in-class power supply unit
In order to show the effectiveness of series stacking and differential power
processing as an alternative power conversion and delivery architecture for
server racks, one of the servers in Figure 6.4 is powered with a 48 V to
12 V step down DC-DC converter as corresponding schematic was given in
Figure 6.3. The DC-DC converter shown in Figure 6.3 and used in this test
is considered as a best-in-class PSU for telecommunication equipments with
96% efficiency [53].
Web traffic rate is decreased by four (175 requests per second) so equivalent
web traffic load is generated and fed into one server by seven web traffic
generator computers. This ensures the server powered by the best-in-class
PSU in conventional architecture is loaded as it was loaded in the series-
stacked configuration. Input and output current and voltages of the PSU are
measured with the same setup, accuracy and sampling rate, which are given
in Figure 6.17. Once again, Figures 6.18 and 6.19 show the same voltages
and currents around the 80th second at finer resolutions.
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Figure 6.17: Input and output voltages and currents of the best in class
PSU.
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Figure 6.18: Input and output voltages and currents of the best in class
PSU around 80th second of the experiment.
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Figure 6.19: Input and output voltages and currents of the best in class
PSU around 80th second of the experiment.
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During 140 seconds of web traffic, average input power and output power
of the PSU is calculated as 65.07 W and 56.77 W, respectively. This results in
87.24% efficiency in power conversion and delivery stage for the corresponding
server. Please note that these input and output powers and current and
voltage measurements given in Figures 6.17, 6.18 and Figure 6.19 are for one
server only.
6.3 Comparison of Conventional and Proposed
Architectures
The input and output powers given in conventional DC power delivery archi-
tecture measurements are multiplied by four to scale the power and energy
ratings up to the four server system, as it was powered by the proposed se-
ries stacked and server to virtual bus DPP architecture. The comparison of
proposed server to virtual bus DPP architecture with the conventional DC
power distribution architecture for a four server system is given in Table 6.1.
Table 6.1: Comparison of Proposed Architecture with Conventional
Architecture
Conventional DC Power Proposed Server to Virtual
Delivery Architecture Bus DPP Architecture
PIn [W ] 260.28 243.33
POut [W ] 227.08 238.86
PLoss [W ] 33.2 4.47
Efficiency [%] 87.24 98.16
Energy Loss [J] 4648 625.8
The comparison, as it was summarized in Table 6.1, thus proves the effec-
tiveness of series stacking and differential power processing concept for server
rack power delivery. For the same web traffic load to a four server rack, al-
most 6.93 times decrease in power inefficiency and 7.43 times reduction in
energy loss is achieved in power delivery stage, when server to virtual bus
DPP architecture is preferred over the conventional DC power distribution
architecture with a best in class PSU.
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Chapter 7
CONCLUSION
The work presented in this thesis aims to increase the power efficiency of
future data centers by proposing a completely new DC power distribution
architecture. This thesis provided related background information and ex-
perimental results to show applicability of the proposed method, which is re-
ferred as server to virtual bus differential power processing for series-stacked
servers.
7.1 Concluding Remarks
In the proposed method, series connection of servers in a rack and differen-
tial power processing technique is used to actively regulate individual servers’
voltages. This technique reduces the amount of total processed power, which
leads to a huge reduction in power loss in the power distribution and conver-
sion stage in data centers.
The server to virtual bus DPP architecture for server racks is verified to be
an applicable power distribution and conversion technique with experimental
results on a server rack test bed which employs four servers. The experimen-
tal results given in this thesis are the first successful demonstration of a series
stacked server power distribution and conversion architecture when servers
are managing web traffic.
Experimental results that include both active voltage regulation of indi-
vidual servers in the series stack and a comparison with a best in class power
supply unit show series stacking and DPP have the potential to be the next
generation of power distribution and conversion architecture in future data
centers.
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7.2 Future Work
This research will continue with several improvements both for the converter
and system .
Future improvements in the system will include real servers at higher power
ratings. The test bed with four servers will be used to explore real life
operation scenarios for a server rack, such as hot-swapping a server or failure
of a server in the series stack. System level control will be expanded so that
users are able to swap one or more servers without having an effect on the
operation of other servers in the stack. Furthermore, additional hardware
and software will be developed to maintain server rack operation in case of
malfunction of a server in the rack. Moreover, true local control for the
differential power converters will be developed.
The power rating of the DAB converters will be updated. Phase shedding
capability will be tested on hardware. To increase the system level efficiency,
converter efficiencies can further be increased with soft switching techniques.
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Appendix A
ADDITIONAL SIMULATION FILES
1 //Below code i s embeded in corre spond ing s e c t i o n s o f C−S c r i p t
b lock in PLECS.
2
3 // Setup
4 Number o f inputs : 2
5 Number o f outputs : 3
6 Number o f cont . s t a t e s : 0
7 Number o f d i s c . s t a t e s : 0
8 Number o f zero−c r o s s i n g : 0
9 Direc t feedthrough : 1
10 Sample time : 50e−6
11 Language standard : C99
12
13 //Code Dec l a ra t i on s
14 double e s = 0 ;
15 double e vb = 0 ;
16
17 double e s h y s = 0 . 0 5 ;
18 double e s h y s 1 = 0 . 1 0 ;
19 double e s h y s 2 = 0 . 2 0 ;
20 double e s h y s 3 = 0 . 3 0 ;
21
22 double e vb hys = 0 . 1 5 ;
23 double e vb hys1 = 0 . 3 0 ;
24 double e vb hys2 = 0 . 6 0 ;
25 double e vb hys3 = 0 . 9 0 ;
26 i n t samp = 0 ;
27
28 double phi = 0 ;
29 double p i = 1 . 57 142 ;
30
31 double v s e r v e r = 0 ;
32 double v vb = 0 ;
86
33 double v r e f = 12 ;
34
35 double s t a t e s = 0 ;
36 double s t a t e s 1 = 0 ;
37 double s t a t e s 2 = 0 ;
38 double s t a t e s 3 = 0 ;
39 double s t a t e s 4 = 0 ;
40 double s t a t e s 5 = 0 ;
41 double s t a t e vb = 0 ;
42 double s t a t e v b 1 = 0 ;
43
44 //Output func t i on code
45 v s e r v e r = Input (0 ) ;
46 v vb = Input (1 ) ;
47
48 e s = v r e f − v s e r v e r ;
49 e vb = v r e f − v vb ;
50
51 i f ( ( e vb > e vb hys1 ) && ( s t a t e v b 1 == 0) )
52 s t a t e vb = 1 ;
53 e l s e i f ( ( e vb > e vb hys2 ) && ( s t a t e v b 1 == 1 | | s t a t e v b 1 ==
0) )
54 s t a t e vb = 2 ;
55 e l s e i f ( ( e vb > e vb hys3 ) && ( s t a t e v b 1 == 2 | | s t a t e v b 1 ==
1 | | s t a t e v b 1 == 0) )
56 s t a t e vb = 3 ;
57 e l s e i f ( ( e vb < −e vb hys1 ) && ( s t a t e v b 1 == 0) )
58 s t a t e vb = −1;
59 e l s e i f ( ( e vb < −e vb hys2 ) && ( s t a t e v b 1 == −1 | | s t a t e v b 1
== 0) )
60 s t a t e vb = −2;
61 e l s e i f ( ( e vb < −e vb hys3 ) && ( s t a t e v b 1 == −2 | | s t a t e v b 1
== −1 | | s t a t e v b 1 == 0) )
62 s t a t e vb = −3;
63 e l s e i f ( ( e vb < −e vb hys ) && ( s t a t e v b 1 == 1 | | s t a t e v b 1 ==
2 | | s t a t e v b 1 == 3) )
64 s t a t e vb = 0 ;
65 e l s e i f ( ( e vb > e vb hys ) && ( s t a t e v b 1 == −1 | | s t a t e v b 1 ==
−2 | | s t a t e v b 1 == −3) )
66 s t a t e vb = 0 ;
67
68 i f ( ( e s > e s h y s 1 ) && ( s t a t e s 1 == 0) )
69 s t a t e s = 1 ;
87
70 e l s e i f ( ( e s > e s h y s 2 ) && ( s t a t e s 1 == 1 | | s t a t e s 1 == 0) )
71 s t a t e s = 2 ;
72 e l s e i f ( ( e s > e s h y s 3 ) && ( s t a t e s 1 == 2 | | s t a t e s 1 == 1
| | s t a t e s 1 == 0) )
73 s t a t e s = 3 ;
74 e l s e i f ( ( e s < −e s h y s 1 ) && ( s t a t e s 1 == 0) )
75 s t a t e s = −1;
76 e l s e i f ( ( e s < −e s h y s 2 ) && ( s t a t e s 1 == −1 | | s t a t e s 1 ==
0) )
77 s t a t e s = −2;
78 e l s e i f ( ( e s < −e s h y s 3 ) && ( s t a t e s 1 == −2 | | s t a t e s 1 ==
−1 | | s t a t e s 1 == 0) )
79 s t a t e s = −3;
80 e l s e i f ( ( e s < −e s h y s ) && ( s t a t e s 1 == 1 | | s t a t e s 1 == 2
| | s t a t e s 1 == 3) )
81 s t a t e s = 0 ;
82 e l s e i f ( ( e s > e s h y s ) && ( s t a t e s 1 == −1 | | s t a t e s 1 == −2
| | s t a t e s 1 == −3) )
83 s t a t e s = 0 ;
84
85 // Safe S i t u a t i o n s
86 i f ( s t a t e s == 1 && ( s ta t e vb == 0 | | s t a t e vb == −1 | | s t a t e vb
== −2 | | s t a t e vb == −3) )
87 phi = 0 .33 ∗ pi ;
88 e l s e i f ( s t a t e s == 2 && ( s ta t e vb == 0 | | s t a t e vb == −1 | |
s t a t e vb == −2 | | s t a t e vb == −3) )
89 phi = 0 .66 ∗ pi ;
90 e l s e i f ( s t a t e s == 3 && ( s ta t e vb == 0 | | s t a t e vb == −1 | |
s t a t e vb == −2 | | s t a t e vb == −3) )
91 phi = pi ;
92 e l s e i f ( s t a t e s == −1 && ( s ta t e vb == 0 | | s t a t e vb == 1 | |
s t a t e vb == 2 | | s t a t e vb == 3) )
93 phi = −0.33 ∗ pi ;
94 e l s e i f ( s t a t e s == −2 && ( s ta t e vb == 0 | | s t a t e vb == 1 | |
s t a t e vb == 2 | | s t a t e vb == 3) )
95 phi = −0.66 ∗ pi ;
96 e l s e i f ( s t a t e s == −3 && ( s ta t e vb == 0 | | s t a t e vb == 1 | |
s t a t e vb == 2 | | s t a t e vb == 3) )
97 phi = −pi ;
98 e l s e i f ( s t a t e s == 0 && sta t e vb == 0)
99 phi = 0 ;
100 e l s e i f ( s t a t e s == 0 && sta t e vb == 1)
101 phi = −0.33∗ pi ;
88
102 e l s e i f ( s t a t e s == 0 && sta t e vb == 2)
103 phi = −0.66∗ pi ;
104 e l s e i f ( s t a t e s == 0 && sta t e vb == 3)
105 phi = −pi ;
106 e l s e i f ( s t a t e s == 0 && sta t e vb == −1)
107 phi = 0.33∗ pi ;
108 e l s e i f ( s t a t e s == 0 && sta t e vb == −2)
109 phi = 0.66∗ pi ;
110 e l s e i f ( s t a t e s == 0 && sta t e vb == −3)
111 phi = pi ;
112 // Safe S i t u a t i o n s End
113 //OK S i t u a t i o n s
114 e l s e i f ( s t a t e s == 1 && sta t e vb == 1)
115 phi = 0 ;
116 e l s e i f ( s t a t e s == 2 && sta t e vb == 1)
117 phi = 0 .33 ∗ pi ;
118 e l s e i f ( s t a t e s == 3 && sta t e vb == 1)
119 phi = 0.66∗ pi ;
120 e l s e i f ( s t a t e s == −1 && sta t e vb == −1)
121 phi = 0 ;
122 e l s e i f ( s t a t e s == −2 && sta t e vb == −1)
123 phi = −0.33 ∗ pi ;
124 e l s e i f ( s t a t e s == −3 && sta t e vb == −1)
125 phi = −0.66∗ pi ;
126 // Care fu l S i t u a t i o n s
127 e l s e i f ( s t a t e s == 1 && sta t e vb == 2)
128 phi = −0.33∗ pi ;
129 e l s e i f ( s t a t e s == 1 && sta t e vb == 3)
130 phi = 0 ;
131 e l s e i f ( s t a t e s == 2 && sta t e vb == 2)
132 phi = 0 ;
133 e l s e i f ( s t a t e s == 2 && sta t e vb == 3)
134 phi = −0.33∗ pi ;
135 e l s e i f ( s t a t e s == 3 && sta t e vb == 2)
136 phi = 0.33∗ pi ;
137 e l s e i f ( s t a t e s == 3 && sta t e vb == 3)
138 phi = 0 ;
139 e l s e i f ( s t a t e s == −1 && sta t e vb == −2)
140 phi = 0.33∗ pi ;
141 e l s e i f ( s t a t e s == −1 && sta t e vb == −3)
142 phi = 0 ;
143 e l s e i f ( s t a t e s == −2 && sta t e vb == −2)
144 phi = 0 ;
89
145 e l s e i f ( s t a t e s == −2 && sta t e vb == −3)
146 phi = 0.33∗ pi ;
147 e l s e i f ( s t a t e s == −3 && sta t e vb == −2)
148 phi = −0.33∗ pi ;
149 e l s e i f ( s t a t e s == −3 && sta t e vb == −3)
150 phi = 0 ;
151 e l s e
152 phi = 5 ;
153
154
155 s t a t e s 1 = s t a t e s ;
156 s t a t e v b 1 = s ta t e vb ;
157
158 Output (0 ) = s t a t e s ;
159 Output (1 ) = s ta t e vb ;
160 Output (2 ) = phi ;
plecs code.c
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Appendix B
PCB LAYOUT and COMPONENT LIST
Table B.1: Component List
DrMOS SIC780ACD
Input/Output Ceramic Capacitors 10 µF 16V 10% X5R 1206
Coupling Capacitors for DrMOSs 1 µF 10V 10% X5R 0603
Coupling Capacitors for LDOs 1 µF 16V 10% X5R 0603
Additional Capacitors for ICs 0.1 µF 16V 10% X7R 0402
Additional Capacitors for ICs 2.2 µF 6.3V 10% X5R 0603
Additional Capacitors for ICs 10 nF 6.3V X7R 0603
Connector for signals Connector 100 Mil, Single Row
Connector for signals Connector 100 Mil, Dual
Core RM12I/-3F3
Core RM14I/-3F3
Coil former CPV-RM12/I-1S-12PD-Z
Coil former CPV-RM14/I-1S-12PD-Z
Clip CLI/P-RM12/I-Z
Clip CLI/P-RM14/I-Z
Copper Foil 0.500”W, 0.005”t poly insulator
5V LDO LP2985-50DBVR
3.3V LDO LP2985-33DBVR
Digital Isolator ISO7241C
Boostrap Resistors for Dr MOS 0.5-2 Ω, 0402
Voltage Divider Resistors 10 kΩ, 0603
Voltage Divider Resistors 2.37 kΩ, 0603
Addditional Resistors for DrMOS 10 Ω, 0603
Electrolitic Capacitors 1 mF 16V 20% SMD ALUM
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Appendix C
MICROCONTROLLER CODE
1 #inc lude ” DSP28x Project . h” // Device Header f i l e and
Examples Inc lude F i l e
2
3 // Prototype statements f o r f u n c t i o n s found with in t h i s f i l e .
4 void I n i t i a l i z e G P I O s ( void ) ;
5
6 void Adc Config ( void ) ;
7
8 void EPwm Config ( void ) ;
9 void EPwm1 Config ( void ) ;
10 void EPwm2 Config ( void ) ;
11 void EPwm3 Config ( void ) ;
12 void EPwm4 Config ( void ) ;
13 void EPwm5 Config ( void ) ;
14 void EPwm6 Config ( void ) ;
15 void EPwm7 Config ( void ) ;
16 void EPwm8 Config ( void ) ;
17
18 void D i s a b l e A l l C o n v e r t e r s ( void ) ;
19 void Rese t A l l Conve r t e r s ( void ) ;
20 void Update Al l Enables ( void ) ;
21 void Update A l l Phase Sh i f t s ( void ) ;
22 void Ca l cu l a t e Vo l t age s ( void ) ;
23 void Determine Phi n Dir ( void ) ;
24 void Determine Swing Dir 1 ( void ) ;
25 void Determine Swing Dir 2 ( void ) ;
26 void Determine Swing Dir 3 ( void ) ;
27 void Determine Swing Dir Al l ( void ) ;
28
29 i n t e r r u p t void a d c i s r ( void ) ;
30 // i n t e r r u p t void c p u t i m e r 0 i s r ( void ) ;
31
32 // Global v a r i a b l e s used in t h i s f i l e
99
33 Uint16 adc count = 0 ; // adc counter
34 Uint16 a d c d i v i d e r = 10 ; // adc d i v i d e r f o r averag ing n
measurements
35 Uint16 a d c i = 0 ; // adc measurement index
36 Uint16 sampl ing t ime = 100 ; // sampling time = sampl ing t ime
∗ 5mus
37 Uint16 a d c r e a d y f l a g = 0 ;
38 Uint16 swing mult ip = 2 ;
39 Uint16 s w i n g f l a g 1 = 0 ;
40 Uint16 s w i n g f l a g 2 = 0 ;
41 Uint16 s w i n g f l a g 3 = 0 ;
42 Uint16 s w i n g f l a g a l l = 0 ;
43 Uint16 swing = 1 ;
44 Uint16 phi 1 sweep = 0 ;
45 Uint16 sweep count = 0 ;
46
47
48
49 Uint16 VVB[ 1 0 ] ; // these must be same as a d c d i v i d e r
50 Uint16 V1 [ 1 0 ] ;
51 Uint16 V2 [ 1 0 ] ;
52 Uint16 V3 [ 1 0 ] ;
53 Uint16 V4 [ 1 0 ] ;
54
55 Uint16 VVB ave ;
56 Uint16 V1 ave ;
57 Uint16 V2 ave ;
58 Uint16 V3 ave ;
59 Uint16 V4 ave ;
60
61 Uint16 V vb ;
62 Uint16 V s1 ;
63 Uint16 V s2 ;
64 Uint16 V s3 ;
65 Uint16 V s4 ;
66
67 Uint16 V 1 ;
68 Uint16 V 2 ;
69 Uint16 V 3 ;
70 Uint16 V 4 ;
71
72 Uint16 V s1 hys low = 2325 ;
73 Uint16 V s1 hys low = 2370 ;
100
74 Uint16 V s1 hys h igh = 2430 ;
75 Uint16 V s1 hys h igh = 2455 ;
76
77 Uint16 V s2 hys low = 2415 ;
78 Uint16 V s2 hys low = 2445 ;
79 Uint16 V s2 hys h igh = 2505 ;
80 Uint16 V s2 hys h igh = 2545 ;
81
82 Uint16 V s3 hys low = 2380 ;
83 Uint16 V s3 hys low = 2410 ;
84 Uint16 V s3 hys h igh = 2470 ;
85 Uint16 V s3 hys h igh = 2560 ;
86
87 Uint16 V s4 hys low = 2380 ;
88 Uint16 V s4 hys low = 2410 ;
89 Uint16 V s4 hys h igh = 2470 ;
90 Uint16 V s4 hys h igh = 2560 ;
91
92 Uint16 V vb hys low = 2330 ;
93 Uint16 V vb hys low = 2370 ;
94 Uint16 V vb hys high = 2540 ;
95 Uint16 V vb hys high = 2560 ;
96
97 i n t16 s t a t e s 1 = 0 ;
98 i n t16 s t a t e s 1 1 = 0 ;
99 i n t16 s t a t e s 2 = 0 ;
100 i n t16 s t a t e s 2 1 = 0 ;
101 i n t16 s t a t e s 3 = 0 ;
102 i n t16 s t a t e s 3 1 = 0 ;
103 i n t16 s t a t e s 4 = 0 ;
104 i n t16 s t a t e s 4 1 = 0 ;
105 i n t16 s t a t e vb = 0 ;
106 i n t16 s t a t e v b 1 = 0 ;
107
108 Uint16 ph i 1 = 0 ; // Set Phase , phi ˜= − de s i r ed pha s e /
180 ∗ per iod , where per iod i s de f i ned below , f i n e tuning
may be needed
109 Uint16 ph i 2 = 0 ; // Set Phase , phi ˜= − de s i r ed pha s e /
180 ∗ per iod , where per iod i s de f i ned below , f i n e tuning
may be needed
110 Uint16 ph i 3 = 0 ; // Set Phase , phi ˜= − de s i r ed pha s e /
180 ∗ per iod , where per iod i s de f i ned below , f i n e tuning
may be needed
101
111 Uint16 ph i 4 = 0 ; // Set Phase , phi ˜= − de s i r ed pha s e /
180 ∗ per iod , where per iod i s de f i ned below , f i n e tuning
may be needed
112
113 Uint16 d i r 1 = 0 ; // DPP d i r e c t i o n ; 0 = VB to s e r v e r ( p r i 2 s e c
) , 1 = s e r v e r to VB ( s e c 2 p r i )
114 Uint16 d i r 2 = 0 ; // DPP d i r e c t i o n ; 0 = VB to s e r v e r ( p r i 2 s e c
) , 1 = s e r v e r to VB ( s e c 2 p r i )
115 Uint16 d i r 3 = 0 ; // DPP d i r e c t i o n ; 0 = VB to s e r v e r ( p r i 2 s e c
) , 1 = s e r v e r to VB ( s e c 2 p r i )
116 Uint16 d i r 4 = 0 ; // DPP d i r e c t i o n ; 0 = VB to s e r v e r ( p r i 2 s e c
) , 1 = s e r v e r to VB ( s e c 2 p r i )
117
118
119 Uint16 enab l e 1 1 = 0 ; // Enable DPP1 p r i switches , i n i t i a l l y
d i s ab l ed
120 Uint16 enab l e 1 2 = 0 ; // Enable DPP1 sec switches , i n i t i a l l y
d i s ab l ed
121 Uint16 enab l e 2 1 = 0 ; // Enable DPP2 p r i switches , i n i t i a l l y
d i s ab l ed
122 Uint16 enab l e 2 2 = 0 ; // Enable DPP2 sec switches , i n i t i a l l y
d i s ab l ed
123 Uint16 enab l e 3 1 = 0 ; // Enable DPP3 p r i switches , i n i t i a l l y
d i s ab l ed
124 Uint16 enab l e 3 2 = 0 ; // Enable DPP3 sec switches , i n i t i a l l y
d i s ab l ed
125 Uint16 enab l e 4 1 = 0 ; // Enable DPP3 p r i switches , i n i t i a l l y
d i s ab l ed
126 Uint16 enab l e 4 2 = 0 ; // Enable DPP3 sec switches , i n i t i a l l y
d i s ab l ed
127
128 Uint16 c l o s e d l o o p = 0 ;
129 Uint16 d i s a b l e a l l = 0 ; // Disab le a l l c onve r t e r s when = 1
130 Uint16 r e s e t a l l = 0 ; // Disab le a l l c onve r t e r s and phases
and d i r e c t i o n s when = 1
131 Uint16 update enbl = 0 ; // Update EPWM Enable R e g i s t e r s when =
1
132 Uint16 update ps = 0 ; // Update EPWM Phase S h i f t R e g i s t e r s
when = 1
133
134
135 Uint16 per iod = 230 ; // per iod = 0 .5 ∗ TBCLK / f d e s i r e d ,
where
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136 // TBCLK = SYSCLKOUT / (HSPCLKDIV CLKDIV)
137 // SYSCLKOUT i s s e l e c t e d in DevInit F2806x . c
138 // HSPCLKDIV and CLKDIV are s e l e c t e d in TBCTL
r e g i s t e r
139
140 void main ( void )
141 {
142 // Step 1 . I n i t i a l i z e System Control :
143 // PLL, WatchDog , enable Pe r iphe ra l Clocks
144 // This example func t i on i s found in the F2806x SysCtrl . c f i l e .
145 I n i t S y s C t r l ( ) ;
146
147 // Step 2 . I n i t i a l i z e GPIO:
148 InitEPwm1Gpio ( ) ; // I n i t i a l i z e GPIO pins f o r ePWMs
149 InitEPwm2Gpio ( ) ; // These f u n c t i o n s are in the F2806x EPwm .
c f i l e
150 InitEPwm3Gpio ( ) ;
151 InitEPwm4Gpio ( ) ;
152 InitEPwm5Gpio ( ) ;
153 InitEPwm6Gpio ( ) ;
154 InitEPwm7Gpio ( ) ;
155 InitEPwm8Gpio ( ) ;
156
157 I n i t i a l i z e G P I O s ( ) ; // For Enable s i g n a l s and Debugging
Toggle Pin
158
159 // Step 3 . Clear a l l i n t e r r u p t s and i n i t i a l i z e PIE vec to r t a b l e
:
160 // Disab le CPU i n t e r r u p t s
161 DINT;
162
163 // I n i t i a l i z e the PIE c o n t r o l r e g i s t e r s to t h e i r d e f a u l t s t a t e .
164 // The d e f a u l t s t a t e i s a l l PIE i n t e r r u p t s d i s ab l ed and f l a g s
165 // are c l e a r e d .
166 // This func t i on i s found in the F2806x PieCtr l . c f i l e .
167
168 I n i t P i e C t r l ( ) ;
169
170 // Disab le CPU i n t e r r u p t s and c l e a r a l l CPU i n t e r r u p t f l a g s :
171 IER = 0x0000 ;
172 IFR = 0x0000 ;
173
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174 // I n i t i a l i z e the PIE vec to r t a b l e with p o i n t e r s to the s h e l l
I n t e r rup t
175 // S e r v i c e Routines ( ISR ) .
176 // This w i l l populate the e n t i r e tab le , even i f the i n t e r r u p t
177 // i s not used in t h i s example . This i s u s e f u l f o r debug
purposes .
178 // The s h e l l ISR r o u t i n e s are found in F2806x Defau l t I s r . c .
179 // This func t i on i s found in F2806x PieVect . c .
180 In i tP ieVectTable ( ) ;
181
182 // I n t e r r u p t s that are used in t h i s example are re−mapped to
183 // ISR f u n c t i o n s found with in t h i s f i l e .
184
185 EALLOW; // This i s needed to wr i t e to
EALLOW protec ted r e g i s t e r
186 PieVectTable .ADCINT1 = &a d c i s r ;
187 // PieVectTable . TINT0 = &c p u t i m e r 0 i s r ; // Required f o r
CPU Timer0 In t e r rup t
188 EDIS ; // This i s needed to d i s a b l e
wr i t e to EALLOW protec ted r e g i s t e r s
189
190 // Cal l ADC c o n f i g u r a t i o n
191 InitAdc ( ) ;
192 Adc Config ( ) ;
193
194 // Step 4 . I n i t i a l i z e a l l the Device P e r i p h e r a l s :
195 // This func t i on i s found in F2806x In i tPe r i phe ra l s . c
196 // I n i t P e r i p h e r a l s ( ) ; // Not r equ i r ed f o r t h i s example
197
198 EALLOW;
199 SysCtrlRegs .PCLKCR0. b i t .TBCLKSYNC = 0 ;
200 EDIS ;
201
202 EPwm Config ( ) ;
203
204 EALLOW;
205 SysCtrlRegs .PCLKCR0. b i t .TBCLKSYNC = 1 ;
206 EDIS ;
207
208 // This func t i on can be found in F2806x CpuTimers . c
209 // InitCpuTimers ( ) ; // I n i t i a l i z e the Cpu Timers
210 // Conf igure CPU−Timer 0 , to i n t e r r u p t every second :
211 // 80MHz CPU Freq , 1 second Period ( in uSeconds )
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212
213 // ConfigCpuTimer(&CpuTimer0 , 80 , 1000000) ;
214 // To ensure p r e c i s e timing , use write−only i n s t r u c t i o n s to
wr i t e to the e n t i r e r e g i s t e r . Therefore , i f any
215 // o f the c o n f i g u r a t i o n b i t s are changed in ConfigCpuTimer and
InitCpuTimers ( in F2806x CpuTimers . h ) , the
216 // below s e t t i n g s must a l s o be updated .
217
218 // CpuTimer0Regs .TCR. a l l = 0x4001 ; // Use write−only
i n s t r u c t i o n to s e t TSS b i t = 0
219
220 // Step 5 . User s p e c i f i c code , enable i n t e r r u p t s
221
222 // Enable CPU int1 which i s connected to CPU−Timer 0
223 PieCtr lRegs . PIEIER1 . b i t . INTx1 = 1 ; // Enable INT 1 .1 in
the PIE (ADCINT1 in PIE)
224 IER |= M INT1 ; // Enable CPU Int e r rup t 0
225
226 // Enable TINT0 in the PIE : Group 1 i n t e r r u p t 7 f o r CPU TImer 0
227 // PieCtr lRegs . PIEIER1 . b i t . INTx7 = 1 ;
228
229 // Enable g l o b a l I n t e r r u p t s and h igher p r i o r i t y r ea l−time debug
events :
230 EINT; // Enable Global i n t e r r u p t INTM
231 ERTM; // Enable Global r e a l t ime i n t e r r u p t DBGM
232
233 // Step 6 . i n f i n i t e f o r loop
234 f o r ( ; ; )
235 {
236 i f ( d i s a b l e a l l == 1)
237 {
238 D i s a b l e A l l C o n v e r t e r s ( ) ;
239 d i s a b l e a l l = 0 ;
240 c l o s e d l o o p = 0 ;
241 s w i n g f l a g 1 = 0 ;
242 s w i n g f l a g 2 = 0 ;
243 s w i n g f l a g 3 = 0 ;
244 s w i n g f l a g a l l = 0 ;
245 }
246 e l s e i f ( r e s e t a l l == 1)
247 {
248 Rese t A l l Conve r t e r s ( ) ;
249 r e s e t a l l = 0 ;
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250 c l o s e d l o o p = 0 ;
251 s w i n g f l a g 1 = 0 ;
252 s w i n g f l a g 2 = 0 ;
253 s w i n g f l a g 3 = 0 ;
254 s w i n g f l a g a l l = 0 ;
255 swing = 0 ;
256 }
257 e l s e i f ( c l o s e d l o o p == 0)
258 {
259 i f ( update enbl == 1)
260 {
261 Update Al l Enables ( ) ;
262 update enbl = 0 ;
263 }
264 i f ( a d c r e a d y f l a g == 1) // t h i s i f takes around 5 .6 mus
265 {
266 Ca l cu l a t e Vo l t age s ( ) ;
267 AdcRegs .ADCINTFLGCLR. b i t .ADCINT1 = 1 ; // Clear
ADCINT1 f l a g r e i n i t i a l i z e f o r next SOC
268 PieCtr lRegs .PIEACK. a l l = PIEACK GROUP1; //
Acknowledge i n t e r r u p t to PIE
269 a d c r e a d y f l a g = 0 ;
270 }
271 Update Al l Phase Sh i f t s ( ) ;
272 }
273 e l s e i f ( c l o s e d l o o p == 1)
274 {
275 i f ( a d c r e a d y f l a g == 1) // t h i s i f takes around 10 mus
276 {
277 Ca l cu l a t e Vo l t age s ( ) ;
278 Determine Phi n Dir ( ) ;
279 Update Al l Phase Sh i f t s ( ) ;
280 Update Al l Enables ( ) ;
281 AdcRegs .ADCINTFLGCLR. b i t .ADCINT1 = 1 ; // Clear
ADCINT1 f l a g r e i n i t i a l i z e f o r next SOC
282 PieCtr lRegs .PIEACK. a l l = PIEACK GROUP1; //
Acknowledge i n t e r r u p t to PIE
283 a d c r e a d y f l a g = 0 ;
284 }
285 }
286 e l s e i f ( s w i n g f l a g 1 == 1)
287 {
288 i f ( a d c r e a d y f l a g == 1)
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289 {
290 Determine Swing Dir 1 ( ) ;
291 Update Al l Enables ( ) ;
292 Update Al l Phase Sh i f t s ( ) ;
293
294 AdcRegs .ADCINTFLGCLR. b i t .ADCINT1 = 1 ; // Clear
ADCINT1 f l a g r e i n i t i a l i z e f o r next SOC
295 PieCtr lRegs .PIEACK. a l l = PIEACK GROUP1; //
Acknowledge i n t e r r u p t to PIE
296 a d c r e a d y f l a g = 0 ;
297 }
298 }
299 e l s e i f ( s w i n g f l a g 2 == 1)
300 {
301 i f ( a d c r e a d y f l a g == 1)
302 {
303 Determine Swing Dir 2 ( ) ;
304 Update Al l Enables ( ) ;
305 Update Al l Phase Sh i f t s ( ) ;
306
307 AdcRegs .ADCINTFLGCLR. b i t .ADCINT1 = 1 ; // Clear
ADCINT1 f l a g r e i n i t i a l i z e f o r next SOC
308 PieCtr lRegs .PIEACK. a l l = PIEACK GROUP1; //
Acknowledge i n t e r r u p t to PIE
309 a d c r e a d y f l a g = 0 ;
310 }
311 }
312 e l s e i f ( s w i n g f l a g 3 == 1)
313 {
314 i f ( a d c r e a d y f l a g == 1)
315 {
316 Determine Swing Dir 3 ( ) ;
317 Update Al l Enables ( ) ;
318 Update Al l Phase Sh i f t s ( ) ;
319
320 AdcRegs .ADCINTFLGCLR. b i t .ADCINT1 = 1 ; // Clear
ADCINT1 f l a g r e i n i t i a l i z e f o r next SOC
321 PieCtr lRegs .PIEACK. a l l = PIEACK GROUP1; //
Acknowledge i n t e r r u p t to PIE
322 a d c r e a d y f l a g = 0 ;
323 }
324 }
325 e l s e i f ( s w i n g f l a g a l l == 1)
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326 {
327 i f ( a d c r e a d y f l a g == 1)
328 {
329 Determine Swing Dir Al l ( ) ;
330 Update Al l Enables ( ) ;
331 Update Al l Phase Sh i f t s ( ) ;
332
333 AdcRegs .ADCINTFLGCLR. b i t .ADCINT1 = 1 ; // Clear
ADCINT1 f l a g r e i n i t i a l i z e f o r next SOC
334 PieCtr lRegs .PIEACK. a l l = PIEACK GROUP1; //
Acknowledge i n t e r r u p t to PIE
335 a d c r e a d y f l a g = 0 ;
336 }
337 }
338 e l s e i f ( ph i 1 sweep == 1)
339 {
340 i f ( a d c r e a d y f l a g == 1)
341 {
342 i f ( sweep count == 2000)
343 {
344 phi 1 = phi 1 + 1 ;
345 i f ( ph i 1 == 113)
346 {
347 phi 1 = 10 ;
348 phi 1 sweep = 0 ;
349 }
350 Update Al l Phase Sh i f t s ( ) ;
351 sweep count = 0 ;
352 }
353
354 sweep count = sweep count + 1 ;
355 AdcRegs .ADCINTFLGCLR. b i t .ADCINT1 = 1 ; // Clear
ADCINT1 f l a g r e i n i t i a l i z e f o r next SOC
356 PieCtr lRegs .PIEACK. a l l = PIEACK GROUP1; //
Acknowledge i n t e r r u p t to PIE
357 a d c r e a d y f l a g = 0 ;
358 }
359 }
360 } // End o f i n f i n i t e f o r loop
361
362 } // End o f Main
363
364 //−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
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365 // I n t e r r u p t s Functions :
366 //−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
367 //
368 // i n t e r r u p t void c p u t i m e r 0 i s r ( void )
369 //{
370 // CpuTimer0 . InterruptCount++;
371 // // Acknowledge t h i s i n t e r r u p t to r e c e i v e more i n t e r r u p t s
from group 1
372 // PieCtr lRegs .PIEACK. a l l = PIEACK GROUP1;
373 //}
374
375 i n t e r r u p t void a d c i s r ( void ) // t h i s happens @ every swi t ch ing
c y c l e (= 5mus per iod ) with 4 ch ADC meas ready
376 { // and takes ˜400 ns i f f i r s t i f i s not true ,
e l s e i t i s ˜ 700 ns
377 GpioDataRegs .GPBTOGGLE. b i t . GPIO32 = 1 ;
378 i f ( adc count >= ( sampl ing t ime − a d c d i v i d e r ) ) // l a s t n
measurements , t h i s i f takes ˜300 ns
379 {
380
381
382 VVB[ a d c i ] = AdcResult .ADCRESULT0; // VB
383 V4 [ a d c i ] = AdcResult .ADCRESULT1; // V4 / 6
384 V3 [ a d c i ] = AdcResult .ADCRESULT2; // V3 / 12
385 V2 [ a d c i ] = AdcResult .ADCRESULT3; // V2 / 18
386 V1 [ a d c i ] = AdcResult .ADCRESULT4; // V1 / 24
387 a d c i += 1 ;
388
389 }
390 i f ( adc count == sampl ing t ime − 1)
391 {
392
393 a d c r e a d y f l a g = 1 ;
394 adc count = 0 ;
395
396 }
397 e l s e
398 {
399 AdcRegs .ADCINTFLGCLR. b i t .ADCINT1 = 1 ; // Clear ADCINT1
f l a g r e i n i t i a l i z e f o r next SOC
400 PieCtr lRegs .PIEACK. a l l = PIEACK GROUP1; // Acknowledge
i n t e r r u p t to PIE
401 adc count += 1 ;
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402 }
403
404
405 GpioDataRegs .GPBTOGGLE. b i t . GPIO32 = 1 ;
406 re turn ;
407 }
408
409 //−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
410 // Control Functions : Below f u n c t i o n s c o n t r o l s conve r t e r
ope ra t i on s
411 //−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
412
413 void D i s a b l e A l l C o n v e r t e r s ( )
414 {
415 enab l e 1 1 = 0 ;
416 enab l e 1 2 = 0 ;
417 enab l e 2 1 = 0 ;
418 enab l e 2 2 = 0 ;
419 enab l e 3 1 = 0 ;
420 enab l e 3 2 = 0 ;
421 enab l e 4 1 = 0 ;
422 enab l e 4 2 = 0 ;
423 Update Al l Enables ( ) ;
424 }
425
426 void Rese t A l l Conve r t e r s ( )
427 {
428 enab l e 1 1 = 0 ;
429 enab l e 1 2 = 0 ;
430 enab l e 2 1 = 0 ;
431 enab l e 2 2 = 0 ;
432 enab l e 3 1 = 0 ;
433 enab l e 3 2 = 0 ;
434 enab l e 4 1 = 0 ;
435 enab l e 4 2 = 0 ;
436 phi 1 = 0 ;
437 phi 2 = 0 ;
438 phi 3 = 0 ;
439 phi 4 = 0 ;
440 d i r 1 = 0 ;
441 d i r 2 = 0 ;
442 d i r 3 = 0 ;
443 d i r 4 = 0 ;
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444 Update Al l Enables ( ) ;
445 Update Al l Phase Sh i f t s ( ) ;
446 s t a t e s 1 = 0 ;
447 s t a t e s 1 1 = 0 ;
448 s t a t e s 2 = 0 ;
449 s t a t e s 2 1 = 0 ;
450 s t a t e s 3 = 0 ;
451 s t a t e s 3 1 = 0 ;
452 s t a t e s 4 = 0 ;
453 s t a t e s 4 1 = 0 ;
454 s t a t e vb = 0 ;
455 s t a t e v b 1 = 0 ;
456 }
457
458 void Update A l l Phase Sh i f t s ( )
459 {
460 EPwm2Regs .TBPHS. h a l f .TBPHS = phi 1 ; // Add phi to watch
window and change i t s va lue to ad jus t phase
461 // phi ˜= − de s i r ed pha s e / 180 ∗ per iod ,
f i n e tuning may be needed
462 EPwm2Regs .TBCTL. b i t .PHSDIR = d i r 1 ; // Add phas e d i r to
watch window and change i t s va lue to change d i r e c t i o n
463 // pahs e d i r = 0 epwm1a lead ing , 1 epwm2a
l ead ing
464
465 EPwm4Regs .TBPHS. h a l f .TBPHS = phi 2 ; // Add phi to watch
window and change i t s va lue to ad jus t phase
466 // phi ˜= − de s i r ed pha s e / 180 ∗ per iod ,
f i n e tuning may be needed
467 EPwm4Regs .TBCTL. b i t .PHSDIR = d i r 2 ; // Add phas e d i r to
watch window and change i t s va lue to change d i r e c t i o n
468 // pahs e d i r = 0 epwm1a lead ing , 1 epwm2a
l ead ing
469
470 EPwm6Regs .TBPHS. h a l f .TBPHS = phi 3 ; // Add phi to watch
window and change i t s va lue to ad jus t phase
471 // phi ˜= − de s i r ed pha s e / 180 ∗ per iod ,
f i n e tuning may be needed
472 EPwm6Regs .TBCTL. b i t .PHSDIR = d i r 3 ; // Add phas e d i r to
watch window and change i t s va lue to change d i r e c t i o n
473 // pahs e d i r = 0 epwm1a lead ing , 1 epwm2a
l ead ing
474
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475 EPwm8Regs .TBPHS. h a l f .TBPHS = phi 4 ; // Add phi to watch
window and change i t s va lue to ad jus t phase
476 // phi ˜= − de s i r ed pha s e / 180 ∗ per iod ,
f i n e tuning may be needed
477 EPwm8Regs .TBCTL. b i t .PHSDIR = d i r 4 ; // Add phas e d i r to
watch window and change i t s va lue to change d i r e c t i o n
478 // pahs e d i r = 0 epwm1a lead ing , 1 epwm2a
l ead ing
479 }
480
481 void Update Al l Enables ( )
482 {
483 GpioDataRegs .GPBDAT. b i t . GPIO50 = enab l e 1 1 ;
484 GpioDataRegs .GPADAT. b i t . GPIO13 = enab l e 1 2 ;
485 GpioDataRegs .GPADAT. b i t . GPIO13 = enab l e 1 2 ; // Writing to
t h i s b i t only once does not change the value o f the r e g i s t e r
486
487 GpioDataRegs .GPADAT. b i t . GPIO12 = enab l e 2 1 ;
488 GpioDataRegs .GPADAT. b i t . GPIO12 = enab l e 2 1 ;
489 GpioDataRegs .GPADAT. b i t . GPIO14 = enab l e 2 2 ;
490 GpioDataRegs .GPADAT. b i t . GPIO14 = enab l e 2 2 ;
491
492 GpioDataRegs .GPADAT. b i t . GPIO15 = enab l e 3 1 ;
493 GpioDataRegs .GPADAT. b i t . GPIO25 = enab l e 3 2 ;
494 GpioDataRegs .GPADAT. b i t . GPIO25 = enab l e 3 2 ;
495
496 GpioDataRegs .GPADAT. b i t . GPIO24 = enab l e 4 1 ;
497 GpioDataRegs .GPADAT. b i t . GPIO24 = enab l e 4 1 ;
498 GpioDataRegs .GPADAT. b i t . GPIO27 = enab l e 4 2 ;
499 }
500
501 void Ca l cu l a t e Vo l t age s ( )
502 {
503 VVB ave = 0 ;
504 V1 ave = 0 ;
505 V2 ave = 0 ;
506 V3 ave = 0 ;
507 V4 ave = 0 ;
508
509 f o r ( a d c i = 0 ; a d c i < a d c d i v i d e r ; a d c i++)
510 {
511 VVB ave += VVB[ a d c i ] ;
512 V1 ave += V1 [ a d c i ] ;
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513 V2 ave += V2 [ a d c i ] ;
514 V3 ave += V3 [ a d c i ] ;
515 V4 ave += V4 [ a d c i ] ;
516 }
517
518 V vb = VVB ave/ a d c d i v i d e r ;
519 V 1 = V1 ave/ a d c d i v i d e r ;
520 V 2 = V2 ave/ a d c d i v i d e r ;
521 V 3 = V3 ave/ a d c d i v i d e r ;
522 V 4 = V4 ave/ a d c d i v i d e r ;
523
524
525 // V vb = 5.89 ∗ V vb ;
526 // V s3 = 5.874 ∗ V 3 ; // These 3 opera t i on takes 560 ns
527 // V s2 = 11.665 ∗ V 2 − V s3 ;
528 // V s1 = 17.15 ∗ V 1 − V s2 − V s3 ;
529
530 V vb = V vb ;
531 V s4 = V 4 ; // These 3 opera t i on takes 190 ns
532 V s3 = 2 ∗ V 3 − V s4 ; // These 3 operat i on takes 190
ns
533 V s2 = 3 ∗ V 2 − V s4 − V s3 ;
534 V s1 = 4 ∗ V 1 − V s4 − V s3 − V s2 ;
535
536 a d c i = 0 ;
537 }
538
539 void Determine Phi n Dir ( void )
540 {
541 // s t a t e d e c i s i o n s
542 i f ( V s1 > V s1 hys h igh )
543 {
544 i f ( ( s t a t e s 1 1 == 0) | | ( s t a t e s 1 1 == 1) )
545 {
546 s t a t e s 1 = 1 ;
547 }
548 e l s e i f ( s t a t e s 1 1 == −1)
549 {
550 s t a t e s 1 = 0 ;
551 }
552 }
553 e l s e i f ( V s1 < V s1 hys low )
554 {
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555 i f ( ( s t a t e s 1 1 == 0) | | ( s t a t e s 1 1 == −1) )
556 {
557 s t a t e s 1 = −1;
558 }
559 e l s e i f ( s t a t e s 1 1 == 1)
560 {
561 s t a t e s 1 = 0 ;
562 }
563 }
564 e l s e i f ( V s1 < V s1 hys low )
565 {
566 i f ( ( s t a t e s 1 1 == 0) | | ( s t a t e s 1 1 == 1) )
567 {
568 s t a t e s 1 = 0 ;
569 }
570 e l s e i f ( s t a t e s 1 1 == −1)
571 {
572 s t a t e s 1 = −1;
573 }
574 }
575 e l s e i f ( V s1 > V s1 hys h igh )
576 {
577 i f ( ( s t a t e s 1 1 == 0) | | ( s t a t e s 1 1 == −1) )
578 {
579 s t a t e s 1 = 0 ;
580 }
581 e l s e i f ( s t a t e s 1 1 == 1)
582 {
583 s t a t e s 1 = 1 ;
584 }
585 }
586 e l s e
587 {
588 s t a t e s 1 = s t a t e s 1 1 ;
589 }
590
591 i f ( V s2 > V s2 hys h igh )
592 {
593 i f ( ( s t a t e s 2 1 == 0) | | ( s t a t e s 2 1 == 1) )
594 {
595 s t a t e s 2 = 1 ;
596 }
597 e l s e i f ( s t a t e s 2 1 == −1)
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598 {
599 s t a t e s 2 = 0 ;
600 }
601 }
602 e l s e i f ( V s2 < V s2 hys low )
603 {
604 i f ( ( s t a t e s 2 1 == 0) | | ( s t a t e s 2 1 == −1) )
605 {
606 s t a t e s 2 = −1;
607 }
608 e l s e i f ( s t a t e s 2 1 == 1)
609 {
610 s t a t e s 2 = 0 ;
611 }
612 }
613 e l s e i f ( V s2 < V s2 hys low )
614 {
615 i f ( ( s t a t e s 2 1 == 0) | | ( s t a t e s 2 1 == 1) )
616 {
617 s t a t e s 2 = 0 ;
618 }
619 e l s e i f ( s t a t e s 2 1 == −1)
620 {
621 s t a t e s 2 = −1;
622 }
623 }
624 e l s e i f ( V s2 > V s2 hys h igh )
625 {
626 i f ( ( s t a t e s 2 1 == 0) | | ( s t a t e s 2 1 == −1) )
627 {
628 s t a t e s 2 = 0 ;
629 }
630 e l s e i f ( s t a t e s 2 1 == 1)
631 {
632 s t a t e s 2 = 1 ;
633 }
634 }
635 e l s e
636 {
637 s t a t e s 2 = s t a t e s 2 1 ;
638 }
639
640 i f ( V s3 > V s3 hys h igh )
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641 {
642 i f ( ( s t a t e s 3 1 == 0) | | ( s t a t e s 3 1 == 1) )
643 {
644 s t a t e s 3 = 1 ;
645 }
646 e l s e i f ( s t a t e s 3 1 == −1)
647 {
648 s t a t e s 3 = 0 ;
649 }
650 }
651 e l s e i f ( V s3 < V s3 hys low )
652 {
653 i f ( ( s t a t e s 3 1 == 0) | | ( s t a t e s 3 1 == −1) )
654 {
655 s t a t e s 3 = −1;
656 }
657 e l s e i f ( s t a t e s 3 1 == 1)
658 {
659 s t a t e s 3 = 0 ;
660 }
661 }
662 e l s e i f ( V s3 < V s3 hys low )
663 {
664 i f ( ( s t a t e s 3 1 == 0) | | ( s t a t e s 3 1 == 1) )
665 {
666 s t a t e s 3 = 0 ;
667 }
668 e l s e i f ( s t a t e s 3 1 == −1)
669 {
670 s t a t e s 3 = −1;
671 }
672 }
673 e l s e i f ( V s3 > V s3 hys h igh )
674 {
675 i f ( ( s t a t e s 3 1 == 0) | | ( s t a t e s 3 1 == −1) )
676 {
677 s t a t e s 3 = 0 ;
678 }
679 e l s e i f ( s t a t e s 3 1 == 1)
680 {
681 s t a t e s 3 = 1 ;
682 }
683 }
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684 e l s e
685 {
686 s t a t e s 3 = s t a t e s 3 1 ;
687 }
688
689 i f ( V s4 > V s4 hys h igh )
690 {
691 i f ( ( s t a t e s 4 1 == 0) | | ( s t a t e s 4 1 == 1) )
692 {
693 s t a t e s 4 = 1 ;
694 }
695 e l s e i f ( s t a t e s 4 1 == −1)
696 {
697 s t a t e s 4 = 0 ;
698 }
699 }
700 e l s e i f ( V s4 < V s4 hys low )
701 {
702 i f ( ( s t a t e s 4 1 == 0) | | ( s t a t e s 4 1 == −1) )
703 {
704 s t a t e s 4 = −1;
705 }
706 e l s e i f ( s t a t e s 4 1 == 1)
707 {
708 s t a t e s 4 = 0 ;
709 }
710 }
711 e l s e i f ( V s4 < V s4 hys low )
712 {
713 i f ( ( s t a t e s 4 1 == 0) | | ( s t a t e s 4 1 == 1) )
714 {
715 s t a t e s 4 = 0 ;
716 }
717 e l s e i f ( s t a t e s 4 1 == −1)
718 {
719 s t a t e s 4 = −1;
720 }
721 }
722 e l s e i f ( V s4 > V s4 hys h igh )
723 {
724 i f ( ( s t a t e s 4 1 == 0) | | ( s t a t e s 4 1 == −1) )
725 {
726 s t a t e s 4 = 0 ;
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727 }
728 e l s e i f ( s t a t e s 4 1 == 1)
729 {
730 s t a t e s 4 = 1 ;
731 }
732 }
733 e l s e
734 {
735 s t a t e s 4 = s t a t e s 4 1 ;
736 }
737
738 i f ( V vb > V vb hys high )
739 {
740 i f ( ( s t a t e v b 1 == 0) | | ( s t a t e v b 1 == 1) )
741 {
742 s t a t e vb = 1 ;
743 }
744 e l s e i f ( s t a t e v b 1 == −1)
745 {
746 s t a t e vb = 0 ;
747 }
748 }
749 e l s e i f ( V vb < V vb hys low )
750 {
751 i f ( ( s t a t e v b 1 == 0) | | ( s t a t e v b 1 == −1) )
752 {
753 s t a t e vb = −1;
754 }
755 e l s e i f ( s t a t e v b 1 == 1)
756 {
757 s t a t e vb = 0 ;
758 }
759 }
760 e l s e i f ( V vb < V vb hys low )
761 {
762 i f ( ( s t a t e v b 1 == 0) | | ( s t a t e v b 1 == 1) )
763 {
764 s t a t e vb = 0 ;
765 }
766 e l s e i f ( s t a t e v b 1 == −1)
767 {
768 s t a t e vb = −1;
769 }
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770 }
771 e l s e i f ( V vb > V vb hys high )
772 {
773 i f ( ( s t a t e v b 1 == 0) | | ( s t a t e v b 1 == −1) )
774 {
775 s t a t e vb = 0 ;
776 }
777 e l s e i f ( s t a t e v b 1 == 1)
778 {
779 s t a t e vb = 1 ;
780 }
781 }
782 e l s e
783 {
784 s t a t e vb = s t a t e v b 1 ;
785 }
786
787 //end o f s t a t e d e c i s i o n s
788 //dpp1 d e c i s i o n
789 i f ( s t a t e s 1 == 1 && ( s ta t e vb == 0 | | s t a t e vb == −1) )
790 {
791 enab l e 1 1 = 1 ;
792 enab l e 1 2 = 1 ;
793 phi 1 = 18 ;
794 d i r 1 = 1 ;
795 }
796 e l s e i f ( s t a t e s 1 == −1 && ( s ta t e vb == 0 | | s t a t e vb == 1) )
797 {
798 enab l e 1 1 = 1 ;
799 enab l e 1 2 = 1 ;
800 phi 1 = 11 ;
801 d i r 1 = 0 ;
802 }
803 e l s e i f ( s t a t e s 1 == 0 && sta t e vb == 0)
804 {
805 enab l e 1 1 = 0 ;
806 enab l e 1 2 = 0 ;
807 phi 1 = 0 ;
808 d i r 1 = 0 ;
809 }
810 e l s e i f ( s t a t e s 1 == 0 && sta t e vb == 1)
811 {
812 enab l e 1 1 = 1 ;
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813 enab l e 1 2 = 1 ;
814 phi 1 = 11 ;
815 d i r 1 = 0 ;
816 }
817 e l s e i f ( s t a t e s 1 == 0 && sta t e vb == −1)
818 {
819 enab l e 1 1 = 1 ;
820 enab l e 1 2 = 1 ;
821 phi 1 = 18 ;
822 d i r 1 = 1 ;
823 }
824 e l s e i f ( s t a t e s 1 == 1 && sta t e vb == 1)
825 {
826 enab l e 1 1 = 0 ;
827 enab l e 1 2 = 0 ;
828 phi 1 = 0 ;
829 d i r 1 = 0 ;
830 }
831 e l s e i f ( s t a t e s 1 == −1 && sta t e vb == −1)
832 {
833 enab l e 1 1 = 0 ;
834 enab l e 1 2 = 0 ;
835 phi 1 = 0 ;
836 d i r 1 = 0 ;
837 }
838 //end o f dpp1 d e c i s i o n
839 //dpp2 d e c i s i o n
840 i f ( s t a t e s 2 == 1 && ( s ta t e vb == 0 | | s t a t e vb == −1) )
841 {
842 enab l e 2 1 = 1 ;
843 enab l e 2 2 = 1 ;
844 phi 2 = 18 ;
845 d i r 2 = 1 ;
846 }
847 e l s e i f ( s t a t e s 2 == −1 && ( s ta t e vb == 0 | | s t a t e vb == 1) )
848 {
849 enab l e 2 1 = 1 ;
850 enab l e 2 2 = 1 ;
851 phi 2 = 12 ;
852 d i r 2 = 0 ;
853 }
854 e l s e i f ( s t a t e s 2 == 0 && sta t e vb == 0)
855 {
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856 enab l e 2 1 = 0 ;
857 enab l e 2 2 = 0 ;
858 phi 2 = 0 ;
859 d i r 2 = 0 ;
860 }
861 e l s e i f ( s t a t e s 2 == 0 && sta t e vb == 1)
862 {
863 enab l e 2 1 = 1 ;
864 enab l e 2 2 = 1 ;
865 phi 2 = 12 ;
866 d i r 2 = 0 ;
867 }
868 e l s e i f ( s t a t e s 2 == 0 && sta t e vb == −1)
869 {
870 enab l e 2 1 = 1 ;
871 enab l e 2 2 = 1 ;
872 phi 2 = 18 ;
873 d i r 2 = 1 ;
874 }
875 e l s e i f ( s t a t e s 2 == 1 && sta t e vb == 1)
876 {
877 enab l e 2 1 = 0 ;
878 enab l e 2 2 = 0 ;
879 phi 2 = 0 ;
880 d i r 2 = 0 ;
881 }
882 e l s e i f ( s t a t e s 2 == −1 && sta t e vb == −1)
883 {
884 enab l e 2 1 = 0 ;
885 enab l e 2 2 = 0 ;
886 phi 2 = 0 ;
887 d i r 2 = 0 ;
888 }
889 //end o f dpp2 d e c i s i o n
890 //dpp3 d e c i s i o n
891 i f ( s t a t e s 3 == 1 && ( s ta t e vb == 0 | | s t a t e vb == −1) )
892 {
893 enab l e 3 1 = 1 ;
894 enab l e 3 2 = 1 ;
895 phi 3 = 20 ;
896 d i r 3 = 1 ;
897 }
898 e l s e i f ( s t a t e s 3 == −1 && ( s ta t e vb == 0 | | s t a t e vb == 1) )
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899 {
900 enab l e 3 1 = 1 ;
901 enab l e 3 2 = 1 ;
902 phi 3 = 11 ;
903 d i r 3 = 0 ;
904 }
905 e l s e i f ( s t a t e s 3 == 0 && sta t e vb == 0)
906 {
907 enab l e 3 1 = 0 ;
908 enab l e 3 2 = 0 ;
909 phi 3 = 0 ;
910 d i r 3 = 0 ;
911 }
912 e l s e i f ( s t a t e s 3 == 0 && sta t e vb == 1)
913 {
914 enab l e 3 1 = 1 ;
915 enab l e 3 2 = 1 ;
916 phi 3 = 11 ;
917 d i r 3 = 0 ;
918 }
919 e l s e i f ( s t a t e s 3 == 0 && sta t e vb == −1)
920 {
921 enab l e 3 1 = 1 ;
922 enab l e 3 2 = 1 ;
923 phi 3 = 20 ;
924 d i r 3 = 1 ;
925 }
926 e l s e i f ( s t a t e s 3 == 1 && sta t e vb == 1)
927 {
928 enab l e 3 1 = 0 ;
929 enab l e 3 2 = 0 ;
930 phi 3 = 0 ;
931 d i r 3 = 0 ;
932 }
933 e l s e i f ( s t a t e s 3 == −1 && sta t e vb == −1)
934 {
935 enab l e 3 1 = 0 ;
936 enab l e 3 2 = 0 ;
937 phi 3 = 0 ;
938 d i r 3 = 0 ;
939 }
940 //end o f dpp3 d e c i s i o n
941 //dpp4 d e c i s i o n
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942 i f ( s t a t e s 4 == 1 && ( s ta t e vb == 0 | | s t a t e vb == −1) )
943 {
944 enab l e 4 1 = 1 ;
945 enab l e 4 2 = 1 ;
946 phi 4 = 20 ;
947 d i r 4 = 1 ;
948 }
949 e l s e i f ( s t a t e s 4 == −1 && ( s ta t e vb == 0 | | s t a t e vb == 1) )
950 {
951 enab l e 4 1 = 1 ;
952 enab l e 4 2 = 1 ;
953 phi 4 = 11 ;
954 d i r 4 = 0 ;
955 }
956 e l s e i f ( s t a t e s 4 == 0 && sta t e vb == 0)
957 {
958 enab l e 4 1 = 0 ;
959 enab l e 4 2 = 0 ;
960 phi 4 = 0 ;
961 d i r 4 = 0 ;
962 }
963 e l s e i f ( s t a t e s 4 == 0 && sta t e vb == 1)
964 {
965 enab l e 4 1 = 1 ;
966 enab l e 4 2 = 1 ;
967 phi 4 = 11 ;
968 d i r 4 = 0 ;
969 }
970 e l s e i f ( s t a t e s 4 == 0 && sta t e vb == −1)
971 {
972 enab l e 4 1 = 1 ;
973 enab l e 4 2 = 1 ;
974 phi 4 = 20 ;
975 d i r 4 = 1 ;
976 }
977 e l s e i f ( s t a t e s 4 == 1 && sta t e vb == 1)
978 {
979 enab l e 4 1 = 0 ;
980 enab l e 4 2 = 0 ;
981 phi 4 = 0 ;
982 d i r 4 = 0 ;
983 }
984 e l s e i f ( s t a t e s 4 == −1 && sta t e vb == −1)
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985 {
986 enab l e 4 1 = 0 ;
987 enab l e 4 2 = 0 ;
988 phi 4 = 0 ;
989 d i r 4 = 0 ;
990 }
991 //end o f dpp4 d e c i s i o n
992
993 s t a t e s 1 1 = s t a t e s 1 ;
994 s t a t e s 2 1 = s t a t e s 2 ;
995 s t a t e s 3 1 = s t a t e s 3 ;
996 s t a t e s 4 1 = s t a t e s 4 ;
997 s t a t e v b 1 = s ta t e vb ;
998 }
999
1000 void Determine Swing Dir Al l ( void )
1001 {
1002 i f ( swing == 1)
1003 {
1004 enab l e 1 1 = 1 ;
1005 enab l e 1 2 = 1 ;
1006 enab l e 2 1 = 1 ;
1007 enab l e 2 2 = 1 ;
1008 enab l e 3 1 = 1 ;
1009 enab l e 3 2 = 1 ;
1010
1011 swing += 1 ;
1012 }
1013 e l s e i f ( swing == 2)
1014 {
1015 enab l e 1 1 = 0 ;
1016 enab l e 1 2 = 0 ;
1017 enab l e 2 1 = 0 ;
1018 enab l e 2 2 = 0 ;
1019 enab l e 3 1 = 0 ;
1020 enab l e 3 2 = 0 ;
1021 phi 1 = 29 ;
1022 phi 2 = 28 ;
1023 phi 3 = 26 ;
1024 d i r 1 = 1 ;
1025 d i r 2 = 1 ;
1026 d i r 3 = 1 ;
1027
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1028 swing += 1 ;
1029 }
1030 e l s e i f ( swing == 3)
1031 {
1032 enab l e 1 1 = 1 ;
1033 enab l e 1 2 = 1 ;
1034 enab l e 2 1 = 1 ;
1035 enab l e 2 2 = 1 ;
1036 enab l e 3 1 = 1 ;
1037 enab l e 3 2 = 1 ;
1038 swing += 1 ;
1039 }
1040 e l s e i f ( swing == 4)
1041 {
1042 enab l e 1 1 = 0 ;
1043 enab l e 1 2 = 0 ;
1044 enab l e 2 1 = 0 ;
1045 enab l e 2 2 = 0 ;
1046 enab l e 3 1 = 0 ;
1047 enab l e 3 2 = 0 ;
1048 phi 1 = 26 ;
1049 phi 2 = 25 ;
1050 phi 3 = 25 ;
1051 d i r 1 = 0 ;
1052 d i r 2 = 0 ;
1053 d i r 3 = 0 ;
1054
1055 swing = 1 ;
1056 }
1057 e l s e
1058 {
1059 swing += 1 ;
1060 }
1061 }
1062
1063
1064 void Determine Swing Dir 1 ( void )
1065 {
1066 i f ( swing == 1∗ swing mult ip )
1067 {
1068 enab l e 1 1 = 1 ;
1069 enab l e 1 2 = 1 ;
1070
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1071 swing += 1 ;
1072 }
1073 e l s e i f ( swing == 2∗ swing mult ip )
1074 {
1075 enab l e 1 1 = 0 ;
1076 enab l e 1 2 = 0 ;
1077 phi 1 = 16 ; //15 f o r 1 .5A, 30 f o r 3A
1078 d i r 1 = 1 ;
1079 swing += 1 ;
1080 }
1081 e l s e i f ( swing == 3∗ swing mult ip )
1082 {
1083 enab l e 1 1 = 1 ;
1084 enab l e 1 2 = 1 ;
1085
1086 swing += 1 ;
1087 }
1088 e l s e i f ( swing == 4∗ swing mult ip )
1089 {
1090 enab l e 1 1 = 0 ;
1091 enab l e 1 2 = 0 ;
1092 phi 1 = 13 ; //10 f o r 1 .6A, 25 f o r 3A
1093 d i r 1 = 0 ;
1094 swing = 1 ;
1095
1096 }
1097 e l s e
1098 {
1099 swing += 1 ;
1100 }
1101 }
1102
1103 void Determine Swing Dir 2 ( void )
1104 {
1105 i f ( swing == 1)
1106 {
1107 enab l e 2 1 = 1 ;
1108 enab l e 2 2 = 1 ;
1109
1110 swing += 1 ;
1111 }
1112 e l s e i f ( swing == 2)
1113 {
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1114 enab l e 2 1 = 0 ;
1115 enab l e 2 2 = 0 ;
1116 phi 2 = 25 ; //15 f o r 1 .5A, 30 f o r 3A
1117 d i r 2 = 1 ;
1118 swing += 1 ;
1119 }
1120 e l s e i f ( swing == 3)
1121 {
1122 enab l e 2 1 = 1 ;
1123 enab l e 2 2 = 1 ;
1124
1125 swing += 1 ;
1126 }
1127 e l s e i f ( swing == 4)
1128 {
1129 enab l e 2 1 = 0 ;
1130 enab l e 2 2 = 0 ;
1131 phi 2 = 20 ; //10 f o r 1 .6A, 25 f o r 3A
1132 d i r 2 = 0 ;
1133 swing = 1 ;
1134
1135 }
1136 e l s e
1137 {
1138 swing += 1 ;
1139 }
1140 }
1141
1142 void Determine Swing Dir 3 ( void )
1143 {
1144 i f ( swing == 1)
1145 {
1146 enab l e 3 1 = 1 ;
1147 enab l e 3 2 = 1 ;
1148
1149 swing += 1 ;
1150 }
1151 e l s e i f ( swing == 2)
1152 {
1153 enab l e 3 1 = 0 ;
1154 enab l e 3 2 = 0 ;
1155 phi 3 = 25 ; //15 f o r 1 .5A, 30 f o r 3A
1156 d i r 3 = 1 ;
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1157 swing += 1 ;
1158 }
1159 e l s e i f ( swing == 3)
1160 {
1161 enab l e 3 1 = 1 ;
1162 enab l e 3 2 = 1 ;
1163
1164 swing += 1 ;
1165 }
1166 e l s e i f ( swing == 4)
1167 {
1168 enab l e 3 1 = 0 ;
1169 enab l e 3 2 = 0 ;
1170 phi 3 = 20 ; //10 f o r 1 .6A, 25 f o r 3A
1171 d i r 3 = 0 ;
1172 swing = 1 ;
1173
1174 }
1175 e l s e
1176 {
1177 swing += 1 ;
1178 }
1179 }
1180
1181 //−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
1182 // Conf igurat ion Functions : Below f u n c t i o n s i n i t i a l i z e GPIOs and
c o n f i g u r e s ADC and EPWM
1183 //−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
1184
1185 void I n i t i a l i z e G P I O s ( )
1186 {
1187 EALLOW; // f o l l o w i n g r e g i s t e r s are protec ted
1188 // GPIO−50 ( Pin#86 in exper imenter board ) − PIN FUNCTION =
Enable S i gna l f o r DPP 1 p r i sw i t che s
1189 GpioCtrlRegs .GPBMUX2. b i t . GPIO50 = 0 ; // 0 = GPIO
1190 GpioCtrlRegs .GPBDIR. b i t . GPIO50 = 1 ; // 1 = OUTput , 0 =
INput
1191 GpioDataRegs .GPBCLEAR. b i t . GPIO50 = 1 ; // uncomment i f −−>
Set Low i n i t i a l l y
1192 // GpioDataRegs .GPBSET. b i t . GPIO50 = 1 ; // uncomment i f −−>
Set High i n i t i a l l y
1193 //−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
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1194 // GPIO−13 − PIN FUNCTION = Enable S i gna l f o r DPP 1 sec
sw i t che s
1195 GpioCtrlRegs .GPAMUX1. b i t . GPIO13 = 0 ; // 0=GPIO
1196 GpioCtrlRegs .GPADIR. b i t . GPIO13 = 1 ; // 1=OUTput , 0=INput
1197 GpioDataRegs .GPACLEAR. b i t . GPIO13 = 1 ; // uncomment i f −−>
Set Low i n i t i a l l y
1198 // GpioDataRegs .GPASET. b i t . GPIO13 = 1 ; // uncomment i f −−>
Set High i n i t i a l l y
1199 //−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
1200 // GPIO−12 − PIN FUNCTION = Enable S i gna l f o r DPP 2 p r i
sw i t che s
1201 GpioCtrlRegs .GPAMUX1. b i t . GPIO12 = 0 ; // 0 = GPIO
1202 GpioCtrlRegs .GPADIR. b i t . GPIO12 = 1 ; // 1 = OUTput , 0 =
INput
1203 GpioDataRegs .GPACLEAR. b i t . GPIO12 = 1 ; // uncomment i f −−> Set
Low i n i t i a l l y
1204 // GpioDataRegs .GPASET. b i t . GPIO12 = 1 ; // uncomment i f −−>
Set High i n i t i a l l y
1205 //−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
1206 // GPIO−14 − PIN FUNCTION = Enable S i gna l f o r DPP 2 sec
sw i t che s
1207 GpioCtrlRegs .GPAMUX1. b i t . GPIO14 = 0 ; // 0=GPIO
1208 GpioCtrlRegs .GPADIR. b i t . GPIO14 = 1 ; // 1=OUTput , 0=INput
1209 GpioDataRegs .GPACLEAR. b i t . GPIO14 = 1 ; // uncomment i f −−> Set
Low i n i t i a l l y
1210 // GpioDataRegs .GPASET. b i t . GPIO14 = 1 ; // uncomment i f −−>
Set High i n i t i a l l y
1211 //−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
1212 // GPIO−15 − PIN FUNCTION = Enable S i gna l f o r DPP 3 p r i
sw i t che s
1213 GpioCtrlRegs .GPAMUX1. b i t . GPIO15 = 0 ; // 0 = GPIO
1214 GpioCtrlRegs .GPADIR. b i t . GPIO15 = 1 ; // 1 = OUTput , 0 =
INput
1215 GpioDataRegs .GPACLEAR. b i t . GPIO15 = 1 ; // uncomment i f −−> Set
Low i n i t i a l l y
1216 // GpioDataRegs .GPASET. b i t . GPIO15 = 1 ; // uncomment i f −−>
Set High i n i t i a l l y
1217 //−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
1218 // GPIO−25 − PIN FUNCTION = Enable S i gna l f o r DPP 3 sec
sw i t che s
1219 GpioCtrlRegs .GPAMUX2. b i t . GPIO25 = 0 ; // 0=GPIO
1220 GpioCtrlRegs .GPADIR. b i t . GPIO25 = 1 ; // 1=OUTput , 0=INput
129
1221 GpioDataRegs .GPACLEAR. b i t . GPIO25 = 1 ; // uncomment i f −−> Set
Low i n i t i a l l y
1222 // GpioDataRegs .GPASET. b i t . GPIO25 = 1 ; // uncomment i f −−>
Set High i n i t i a l l y
1223 //−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
1224 // GPIO−24 − PIN FUNCTION = Enable S i gna l f o r DPP 4 p r i
sw i t che s
1225 GpioCtrlRegs .GPAMUX2. b i t . GPIO24 = 0 ; // 0 = GPIO
1226 GpioCtrlRegs .GPADIR. b i t . GPIO24 = 1 ; // 1 = OUTput , 0 =
INput
1227 GpioDataRegs .GPACLEAR. b i t . GPIO24 = 1 ; // uncomment i f −−> Set
Low i n i t i a l l y
1228 // GpioDataRegs .GPASET. b i t . GPIO24 = 1 ; // uncomment i f −−>
Set High i n i t i a l l y
1229 //−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
1230 // GPIO−27 − PIN FUNCTION = Enable S i gna l f o r DPP 4 sec
sw i t che s
1231 GpioCtrlRegs .GPAMUX2. b i t . GPIO27 = 0 ; // 0=GPIO
1232 GpioCtrlRegs .GPADIR. b i t . GPIO27 = 1 ; // 1=OUTput , 0=INput
1233 GpioDataRegs .GPACLEAR. b i t . GPIO27 = 1 ; // uncomment i f −−> Set
Low i n i t i a l l y
1234 // GpioDataRegs .GPASET. b i t . GPIO27 = 1 ; // uncomment i f −−>
Set High i n i t i a l l y
1235 //−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
1236 // GPIO−32 − PIN FUNCTION = GPIO Testing , Toggle
1237 GpioCtrlRegs .GPBMUX1. b i t . GPIO32 = 0 ; // 0=GPIO, 1=I2C−SDA,
2=SYNCI, 3=ADCSOCA
1238 GpioCtrlRegs .GPBDIR. b i t . GPIO32 = 1 ; // 1=OUTput , 0=INput
1239 // GpioDataRegs .GPBCLEAR. b i t . GPIO32 = 1 ; // uncomment i f −−>
Set Low i n i t i a l l y
1240 // GpioDataRegs .GPBSET. b i t . GPIO32 = 0 ; // uncomment i f −−>
Set High i n i t i a l l y
1241 // GpioCtrlRegs .GPBPUD. b i t . GPIO32 = 0 ; // Enable pul lup on
GPIO7
1242 //−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
1243 EDIS ;
1244 }
1245
1246
1247
1248
1249 void Adc Config ( )
1250 {
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1251 EALLOW;
1252 AdcRegs .ADCCTL2. b i t .ADCNONOVERLAP = 1 ; // Enable non−
over lap mode . This w i l l e l i m i n a t e 1 s t sample i s s u e and
improve INL/DNL performance .
1253 AdcRegs .ADCCTL1. b i t . INTPULSEPOS = 1 ; // ADCINT1 t r i p s 1
c y c l e p r i o r to ADC r e s u l t l a t c h i n g in to i t s r e s u l t r e g i s t e r
1254 AdcRegs . INTSEL1N2 . b i t . INT1E = 1 ; // Enabled ADCINT1
1255 AdcRegs . INTSEL1N2 . b i t . INT1CONT = 0 ; // Disab le ADCINT1
Continuous mode
1256 AdcRegs . INTSEL1N2 . b i t . INT1SEL = 3 ; // setup EOC5 to
t r i g g e r ADCINT1 to f i r e . SEE below two l i n e s . This i s why
EOC5 s e t s ADCINT1− i t cor re sponds to the l a s t conver s i on
1257
1258 AdcRegs .ADCSOC0CTL. b i t .CHSEL = 8 ; / / 0 ; / / 8 ; // s e t SOC0
channel s e l e c t to ADCINB0; SOCx can be s e t to any ADCINyz
1259 AdcRegs .ADCSOC1CTL. b i t .CHSEL = 9 ; / / 3 ; / / 9 ; // s e t SOC1
channel s e l e c t to ADCINB1
1260 AdcRegs .ADCSOC2CTL. b i t .CHSEL = 1 0 ; / / 2 ; / / 1 0 ; // s e t
SOC2 channel s e l e c t to ADCINB2
1261 AdcRegs .ADCSOC3CTL. b i t .CHSEL = 1 1 ; / / ; / / 1 1 ; // s e t SOC3
channel s e l e c t to ADCINB3
1262
1263 AdcRegs .ADCSOC0CTL. b i t .TRIGSEL = 5 ; // s e t SOC0 s t a r t
t r i g g e r on EPWM1A
1264 AdcRegs .ADCSOC1CTL. b i t .TRIGSEL = 5 ; // s e t SOC1 s t a r t
t r i g g e r on EPWM1A, due to round−rob in SOC0 conver t s f i r s t
then SOC1
1265 AdcRegs .ADCSOC2CTL. b i t .TRIGSEL = 5 ; // s e t SOC2 s t a r t
t r i g g e r on EPWM1A, due to round−rob in SOC1 conver t s f i r s t
then SOC2
1266 AdcRegs .ADCSOC3CTL. b i t .TRIGSEL = 5 ; // s e t SOC3 s t a r t
t r i g g e r on EPWM1A, due to round−rob in SOC2 conver t s f i r s t
then SOC3
1267
1268 AdcRegs .ADCSOC0CTL. b i t .ACQPS = 6 ; // s e t SOC0 S/H Window
to 7 ADC Clock Cycles , (6 ACQPS plus 1)
1269 AdcRegs .ADCSOC1CTL. b i t .ACQPS = 6 ; // s e t SOC1 S/H Window
to 7 ADC Clock Cycles , (6 ACQPS plus 1)
1270 AdcRegs .ADCSOC2CTL. b i t .ACQPS = 6 ; // s e t SOC2 S/H Window
to 7 ADC Clock Cycles , (6 ACQPS plus 1)
1271 AdcRegs .ADCSOC3CTL. b i t .ACQPS = 6 ; // s e t SOC2 S/H Window
to 7 ADC Clock Cycles , (6 ACQPS plus 1)
1272 EDIS ;
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1273
1274 // Below l i n e s assume ePWM1 c lock i s a l r eady enabled in
I n i t S y s C t r l ( ) ;
1275 EPwm1Regs .ETSEL. b i t .SOCAEN = 1 ; // Enable SOC on A
group
1276 EPwm1Regs .ETSEL. b i t .SOCASEL = 1 ; // S e l e c t SOC from
TBCTR = 0
1277 EPwm1Regs .ETPS. b i t .SOCAPRD = 2 ; // Generate pu l s e on 2
nd event . These b i t s determine how many s e l e c t e d ETSEL[
SOCASEL] events need to occur be f o r e an EPWMxSOCA pul se i s
generated .
1278 }
1279
1280 void EPwm Config ( )
1281 {
1282 EPwm1 Config ( ) ;
1283 EPwm2 Config ( ) ;
1284 EPwm3 Config ( ) ;
1285 EPwm4 Config ( ) ;
1286 EPwm5 Config ( ) ;
1287 EPwm6 Config ( ) ;
1288 EPwm7 Config ( ) ;
1289 EPwm8 Config ( ) ;
1290 }
1291 void EPwm1 Config ( )
1292 {
1293 EPwm1Regs .TBPRD = per iod ; // Set t imer per iod ,
PWM frequency = 1 / per iod
1294 EPwm1Regs .TBPHS. h a l f .TBPHS = 0 ; // Time−Base Phase
Reg i s te r , master ’ s phase = 0
1295
1296 EPwm1Regs .TBCTL. b i t .CTRMODE = TB COUNT UPDOWN; // Count−up
mode : used f o r asymmetric PWM
1297 EPwm1Regs .TBCTL. b i t .PHSEN = TB DISABLE ; // Disab le phase
load ing
1298 EPwm1Regs .TBCTL. b i t .PRDLD = TB SHADOW; // Set Shadowed
load
1299 EPwm1Regs .TBCTL. b i t .SYNCOSEL = TB CTR ZERO; // Sync down−
stream module
1300 EPwm1Regs .TBCTL. b i t .HSPCLKDIV = TB DIV1 ; // P r e s c a l e r = 0
f o r max f r e q
1301 EPwm1Regs .TBCTL. b i t .CLKDIV = TB DIV1 ; // P r e s c a l e r = 1 f o r
max f r e q
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1302
1303 EPwm1Regs .AQCTLA. b i t .ZRO = AQ SET; // Set PWM2A
on Zero
1304 EPwm1Regs .AQCTLA. b i t .PRD = AQ CLEAR; // Clear PWM2A
on event A, up count
1305 EPwm1Regs .AQCTLB. b i t .ZRO = AQ CLEAR; // Set PWM2B
on Zero
1306 EPwm1Regs .AQCTLB. b i t .PRD = AQ SET; // Clear PWM2B
on event B, up count
1307 }
1308
1309 void EPwm2 Config ( )
1310 {
1311 EPwm2Regs .TBPRD = per iod ; // Set t imer per iod ,
PWM frequency = 1 / per iod
1312 EPwm2Regs .TBPHS. h a l f .TBPHS = phi 1 ; // Time−Base Phase
Reg i s te r , s lave ’ s phase = phi
1313
1314 EPwm2Regs .TBCTL. b i t .CTRMODE = TB COUNT UPDOWN; // Count−up
mode : used f o r asymmetric PWM
1315 EPwm2Regs .TBCTL. b i t .PHSEN = TB ENABLE; // Enable phase
loading , This i s s l a v e
1316 EPwm2Regs .TBCTL. b i t .PRDLD = TB SHADOW; // Set Shadowed
load
1317 EPwm2Regs .TBCTL. b i t .SYNCOSEL = TB SYNC IN ; // Sync down−
stream module , s lave , sync from epwm1
1318 EPwm2Regs .TBCTL. b i t .HSPCLKDIV = TB DIV1 ; // P r e s c a l e r = 0
f o r max f r e q
1319 EPwm2Regs .TBCTL. b i t .CLKDIV = TB DIV1 ; // P r e s c a l e r = 0 f o r
max f r e q
1320
1321 EPwm2Regs .AQCTLA. b i t .ZRO = AQ SET; // Set PWM2A
on Zero
1322 EPwm2Regs .AQCTLA. b i t .PRD = AQ CLEAR; // Clear PWM2A
on event A, up count
1323 EPwm2Regs .AQCTLB. b i t .ZRO = AQ CLEAR; // Set PWM2B
on Zero
1324 EPwm2Regs .AQCTLB. b i t .PRD = AQ SET; // Clear PWM2B
on event B, up count
1325 }
1326
1327
1328 void EPwm3 Config ( )
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1329 {
1330 EPwm3Regs .TBPRD = per iod ; // Set t imer per iod ,
PWM frequency = 1 / per iod
1331 EPwm3Regs .TBPHS. h a l f .TBPHS = 0 ; // Time−Base Phase
Reg i s te r , s lave ’ s phase = phi
1332
1333 EPwm3Regs .TBCTL. b i t .CTRMODE = TB COUNT UPDOWN; // Count−up
mode : used f o r asymmetric PWM
1334 EPwm3Regs .TBCTL. b i t .PHSEN = TB DISABLE ; // Enable phase
loading , This i s s l a v e
1335 EPwm3Regs .TBCTL. b i t .PRDLD = TB SHADOW; // Set Shadowed
load
1336 EPwm3Regs .TBCTL. b i t .SYNCOSEL = TB SYNC IN ; // Sync down−
stream module , s lave , sync from epwm1
1337 EPwm3Regs .TBCTL. b i t .HSPCLKDIV = TB DIV1 ; // P r e s c a l e r = 0
f o r max f r e q
1338 EPwm3Regs .TBCTL. b i t .CLKDIV = TB DIV1 ; // P r e s c a l e r = 0 f o r
max f r e q
1339
1340 EPwm3Regs .AQCTLA. b i t .ZRO = AQ SET; // Set PWM2A
on Zero
1341 EPwm3Regs .AQCTLA. b i t .PRD = AQ CLEAR; // Clear PWM2A
on event A, up count
1342 EPwm3Regs .AQCTLB. b i t .ZRO = AQ CLEAR; // Set PWM2B
on Zero
1343 EPwm3Regs .AQCTLB. b i t .PRD = AQ SET; // Clear PWM2B
on event B, up count
1344 }
1345
1346 void EPwm4 Config ( )
1347 {
1348 EPwm4Regs .TBPRD = per iod ; // Set t imer per iod ,
PWM frequency = 1 / per iod
1349 EPwm4Regs .TBPHS. h a l f .TBPHS = phi 2 ; // Time−Base Phase
Reg i s te r , s lave ’ s phase = phi
1350
1351 EPwm4Regs .TBCTL. b i t .CTRMODE = TB COUNT UPDOWN; // Count−up
mode : used f o r asymmetric PWM
1352 EPwm4Regs .TBCTL. b i t .PHSEN = TB ENABLE; // Enable phase
loading , This i s s l a v e
1353 EPwm4Regs .TBCTL. b i t .PRDLD = TB SHADOW; // Set Shadowed
load
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1354 EPwm4Regs .TBCTL. b i t .SYNCOSEL = TB SYNC IN ; // Sync down−
stream module , s lave , sync from epwm1
1355 EPwm4Regs .TBCTL. b i t .HSPCLKDIV = TB DIV1 ; // P r e s c a l e r = 0
f o r max f r e q
1356 EPwm4Regs .TBCTL. b i t .CLKDIV = TB DIV1 ; // P r e s c a l e r = 0 f o r
max f r e q
1357
1358 EPwm4Regs .AQCTLA. b i t .ZRO = AQ SET; // Set PWM2A
on Zero
1359 EPwm4Regs .AQCTLA. b i t .PRD = AQ CLEAR; // Clear PWM2A
on event A, up count
1360 EPwm4Regs .AQCTLB. b i t .ZRO = AQ CLEAR; // Set PWM2B
on Zero
1361 EPwm4Regs .AQCTLB. b i t .PRD = AQ SET; // Clear PWM2B
on event B, up count
1362 }
1363
1364
1365 void EPwm5 Config ( )
1366 {
1367 EPwm5Regs .TBPRD = per iod ; // Set t imer per iod ,
PWM frequency = 1 / per iod
1368 EPwm5Regs .TBPHS. h a l f .TBPHS = 0 ; // Time−Base Phase
Reg i s te r , s lave ’ s phase = phi
1369
1370 EPwm5Regs .TBCTL. b i t .CTRMODE = TB COUNT UPDOWN; // Count−up
mode : used f o r asymmetric PWM
1371 EPwm5Regs .TBCTL. b i t .PHSEN = TB DISABLE ; // Enable phase
loading , This i s s l a v e
1372 EPwm5Regs .TBCTL. b i t .PRDLD = TB SHADOW; // Set Shadowed
load
1373 EPwm5Regs .TBCTL. b i t .SYNCOSEL = TB SYNC IN ; // Sync down−
stream module , s lave , sync from epwm1
1374 EPwm5Regs .TBCTL. b i t .HSPCLKDIV = TB DIV1 ; // P r e s c a l e r = 0
f o r max f r e q
1375 EPwm5Regs .TBCTL. b i t .CLKDIV = TB DIV1 ; // P r e s c a l e r = 0 f o r
max f r e q
1376
1377 EPwm5Regs .AQCTLA. b i t .ZRO = AQ SET; // Set PWM2A
on Zero
1378 EPwm5Regs .AQCTLA. b i t .PRD = AQ CLEAR; // Clear PWM2A
on event A, up count
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1379 EPwm5Regs .AQCTLB. b i t .ZRO = AQ CLEAR; // Set PWM2B
on Zero
1380 EPwm5Regs .AQCTLB. b i t .PRD = AQ SET; // Clear PWM2B
on event B, up count
1381 }
1382
1383 void EPwm6 Config ( )
1384 {
1385 EPwm6Regs .TBPRD = per iod ; // Set t imer per iod ,
PWM frequency = 1 / per iod
1386 EPwm6Regs .TBPHS. h a l f .TBPHS = phi 3 ; // Time−Base Phase
Reg i s te r , s lave ’ s phase = phi
1387
1388 EPwm6Regs .TBCTL. b i t .CTRMODE = TB COUNT UPDOWN; // Count−up
mode : used f o r asymmetric PWM
1389 EPwm6Regs .TBCTL. b i t .PHSEN = TB ENABLE; // Enable phase
loading , This i s s l a v e
1390 EPwm6Regs .TBCTL. b i t .PRDLD = TB SHADOW; // Set Shadowed
load
1391 EPwm6Regs .TBCTL. b i t .SYNCOSEL = TB SYNC IN ; // Sync down−
stream module , s lave , sync from epwm1
1392 EPwm6Regs .TBCTL. b i t .HSPCLKDIV = TB DIV1 ; // P r e s c a l e r = 0
f o r max f r e q
1393 EPwm6Regs .TBCTL. b i t .CLKDIV = TB DIV1 ;
1394
1395 EPwm6Regs .AQCTLA. b i t .ZRO = AQ SET; // Set PWM2A
on Zero
1396 EPwm6Regs .AQCTLA. b i t .PRD = AQ CLEAR; // Clear PWM2A
on event A, up count
1397 EPwm6Regs .AQCTLB. b i t .ZRO = AQ CLEAR; // Set PWM2B
on Zero
1398 EPwm6Regs .AQCTLB. b i t .PRD = AQ SET; // Clear PWM2B
on event B, up count
1399 }
1400
1401
1402 void EPwm7 Config ( )
1403 {
1404 EPwm7Regs .TBPRD = per iod ; // Set t imer per iod ,
PWM frequency = 1 / per iod
1405 EPwm7Regs .TBPHS. h a l f .TBPHS = 0 ; // Time−Base Phase
Reg i s te r , s lave ’ s phase = phi
1406
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1407 EPwm7Regs .TBCTL. b i t .CTRMODE = TB COUNT UPDOWN; // Count−up
mode : used f o r asymmetric PWM
1408 EPwm7Regs .TBCTL. b i t .PHSEN = TB DISABLE ; // Enable phase
loading , This i s s l a v e
1409 EPwm7Regs .TBCTL. b i t .PRDLD = TB SHADOW; // Set Shadowed
load
1410 EPwm7Regs .TBCTL. b i t .SYNCOSEL = TB SYNC IN ; // Sync down−
stream module , s lave , sync from epwm1
1411 EPwm7Regs .TBCTL. b i t .HSPCLKDIV = TB DIV1 ; // P r e s c a l e r = 0
f o r max f r e q
1412 EPwm7Regs .TBCTL. b i t .CLKDIV = TB DIV1 ; // P r e s c a l e r = 0 f o r
max f r e q
1413
1414 EPwm7Regs .AQCTLA. b i t .ZRO = AQ SET; // Set PWM2A
on Zero
1415 EPwm7Regs .AQCTLA. b i t .PRD = AQ CLEAR; // Clear PWM2A
on event A, up count
1416 EPwm7Regs .AQCTLB. b i t .ZRO = AQ CLEAR; // Set PWM2B
on Zero
1417 EPwm7Regs .AQCTLB. b i t .PRD = AQ SET; // Clear PWM2B
on event B, up count
1418 }
1419
1420 void EPwm8 Config ( )
1421 {
1422 EPwm8Regs .TBPRD = per iod ; // Set t imer per iod ,
PWM frequency = 1 / per iod
1423 EPwm8Regs .TBPHS. h a l f .TBPHS = phi 4 ; // Time−Base Phase
Reg i s te r , s lave ’ s phase = phi
1424
1425 EPwm8Regs .TBCTL. b i t .CTRMODE = TB COUNT UPDOWN; // Count−up
mode : used f o r asymmetric PWM
1426 EPwm8Regs .TBCTL. b i t .PHSEN = TB ENABLE; // Enable phase
loading , This i s s l a v e
1427 EPwm8Regs .TBCTL. b i t .PRDLD = TB SHADOW; // Set Shadowed
load
1428 EPwm8Regs .TBCTL. b i t .SYNCOSEL = TB SYNC IN ; // Sync down−
stream module , s lave , sync from epwm1
1429 EPwm8Regs .TBCTL. b i t .HSPCLKDIV = TB DIV1 ; // P r e s c a l e r = 0
f o r max f r e q
1430 EPwm8Regs .TBCTL. b i t .CLKDIV = TB DIV1 ; // P r e s c a l e r = 0 f o r
max f r e q
1431
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1432 EPwm8Regs .AQCTLA. b i t .ZRO = AQ SET; // Set PWM2A
on Zero
1433 EPwm8Regs .AQCTLA. b i t .PRD = AQ CLEAR; // Clear PWM2A
on event A, up count
1434 EPwm8Regs .AQCTLB. b i t .ZRO = AQ CLEAR; // Set PWM2B
on Zero
1435 EPwm8Regs .AQCTLB. b i t .PRD = AQ SET; // Clear PWM2B
on event B, up count
1436 }
1437 //==============================================
1438 // End o f f i l e .
1439 //==============================================
mcu code.c
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